

GUJARAT TECHNOLOGICAL UNIVERSITY**B E Sem-VI Examination May 2011****Subject code: 161004****Subject Name: VLSI Technology and Design****Date: 21/05/2011****Time: 10.30 am – 01.00 pm****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

- Q.1** (a) Discuss fabrication process of NMOS transistor. **07**
 (b) Why is the size of PMOS transistor chosen to be 2.5 times of an NMOS transistor? **03**
 (c) Discuss VLSI design flow in detail **04**

- Q.2** (a) Explain the band diagram of MOS Structure at surface inversion and derive the expression for threshold voltage. **07**
 (b) Consider a MOS system with the following parameters: **07**
 $t_{ox} = 200 \text{ \AA}$,
 $\Phi_{GC} = -0.85 \text{ V}$,
 $N_A = 2 \times 10^{15} \text{ cm}^{-3}$,
 $Q_{ox} = q \times 2 \times 10^{11} \text{ C/cm}^2$
 1) Determine the threshold voltage V under zero bias at room temperature ($T = 300 \text{ }^\circ\text{K}$). Note that $\epsilon_{ox} = 3.97 \text{ eV}$ and $\epsilon_{si} = 11.7 \text{ eV}$.
 2) Determine the type (p-type or n-type) and amount of implant.

OR

- (b) Design of a depletion-load NMOS inverter: **07**
 $\mu_n c_{ox} = 30 \text{ } \mu\text{A/V}^2$,
 $V_{T0} = 0.8 \text{ V}$ (enhancement-type),
 $V_{T0} = -2.8 \text{ V}$, (depletion-type),
 $\gamma = 0.38 \text{ V}^{1/2}$,
 $|2 \Phi_F| = 0.6 \text{ V}$,
 $V_{DD} = 5 \text{ V}$.
 1) Determine the (W/L) ratios of both transistors such that:
 i) the static (DC) power dissipation for $V_{in} = V_{OH}$ is $250 \text{ } \mu\text{W}$, and
 ii) $V_{OL} = 0.3 \text{ V}$.
 2) Calculate V_{IL} and V_{IH} values, and determine the noise margins

- Q.3** (a) With neat sketch explain gradual channel approximation and derive the equation for drain current in linear region mode and saturation mode. **07**
 (b) Effect of channel length modulation and substrate bias on drain current of NMOS transistor. **07**

OR

- Q.3** (a) Explain the basic principles of pass transistor circuits. Also explain logic “o” and logic “1” transfer. **07**
 (b) By taking suitable examples, discuss the ratioed and ratio-less dynamic logic circuits. **07**

- Q.4 (a)** Draw circuit of resistive load inverter. Derive V_{IH} , V_{IL} , V_{OL} and V_{OH} for resistive load inverter. **07**
- (b)** Consider a CMOS inverter circuit with the following parameters: **07**
 $V_{DD} = 3.3 \text{ V}$,
For NMOS $V_{TO,n} = 0.6 \text{ V}$, $\mu_n C_{ox} = 60 \mu \text{ A/V}^2$, $(W/L)_n = 8$
For PMOS $V_{TO,p} = -0.7 \text{ V}$, $\mu_p C_{ox} = 25 \mu \text{ A/V}^2$, $(W/L)_p = 12$.
Calculate noise margin and V_{th} of the circuit.

OR

- Q.4 (a)** Explain the principles of dynamic logic circuits. **07**
- (b)** Derive threshold voltage equation for short channel effect. **07**
- Q.5 (a)** How will you calculate propagation delay times t_{pHL} and t_{pLH} for CMOS Inverter? **07**
- (b)** Ad hoc Testable design techniques **07**

OR

- Q.5 (a)** Explain CMOS transmission gate. **07**
- (b)** Explain Latch up problem in CMOS inverter. Mention causes and remedy for avoiding latch up. **07**
