Seat No.:	Enrolment No.
Scat 110	Em officit 140.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (OLD) - EXAMINATION - SUMMER 2017

Subject Code: 130701 Date: 31/05/2017

Subject Name: Digital Logic Design

Time: 10:30 AM to 01:00 PM Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Q.1	(a) (b)	Convert $4BAC_{16}=()_8=()_4=()_2=()_{10}$. Show all steps of conversion. Design a circuit for binary to gray conversion. Give Example.	07 07
		Design a full adder circuit using two half adders and gates.	07
Q.2	(a) (b)	Design a full adder circuit using two han adders and government a 3 to 8 decoder circuit.	07
		OR	-
	(b)	Use Tabulation method & solve $\sum m (0,2,6,8)+d(12,13,14,15)$	07
		Define SoP expressions. How do they differ from PoS?	07
Q.3	(a) (b)	Explain the working of a master slave JK Flip flop.	07
		OR	07
Q.3	(a) (b)	Explain the working of a D FF and a T FF using truth table. Use Kmap & solve $\sum m (0,2,6,8)+d(12,13,14,15)$. Write answer in SoP and PoS forms.	07
		· · · · · · · · · · · · · · · · · · ·	07
Q.4	(a) (b)	Explain a 4 bit ripple counter using timing diagrams. Design a synchronous counter that goes 0,2,3,7,0,2,3,	07
		OR	07
Q.4	(a)	Explain the working of a BCD ripple counter.	07
Q.4	(b)	Explain the working of a BCD synchronous counter.	
			07
Q.5	(a)	D ib a any one of them in details	07
	(b)	Classify Registers. Describe any one of them.	
		Differentiate ROM and PLA units.	07
Q.5	(a) (b)	1 1 independent to micro program control devices.	07
