Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VI (OLD) - EXAMINATION - SUMMER 2017 Subject Code: 161004 Date: 10/05/2017 Subject Name: VLSI Technology and Design Time: 10:30 AM to 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Explain VLSI design flow with necessary diagrams. 0.1 07 Realize below logic function using cmos logic gate. Also draw stick-diagram 07 layout. Z = (A(D+E)+BC). 0.2 Explain fabrication of the nMOS transistor with necessary diagrams. 07 (a) Describe the analysis of two-input nor gate using depletion nMOS loads. **07 (b)** Describe the analysis of CMOS inverter. 07 Explain metal oxide semiconductor (MOS) structure. 07 Q.3(a) **(b)** Describe the analysis of resistive load inverter. 07 Write shot note on MOSFET scaling and small-geometry effects. 07 0.3 (a) Describe the analysis of inverter with n-type MOSFET load. **(b)** 07 **Q.4** (a) Explain calculation of interconnect delay. 07 **(b)** Explain voltage bootstrapping in dynamic circuit. **07** Explain interconnect capacitance estimation. (a) 07 0.4 Explain CMOS transmission gate logic. 07 Write short note on CMOS D-latch. Q.5(a) 07 Write short note on latch-up and its prevention. **(b) 07** OR Q.5 Write short note on Ad-Hoc testable design techniques. (a) 07 Write short note on FPGA and CPLD. 07
