Subje Subje Time	ect (ect N : 10	GUJARAT TECHNOLOGICAL UNIVERSITYBE - SEMESTER-III (NEW) - EXAMINATION – SUMMER 2017Code: 2131004Date: 05/06/2017Name: Digital ElectronicsTotal Marks: 70	
Instru	1. 2. 3.	s: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	A 1 2 3 4 5 6	Find correct answer from given choices.The output of a gate is only 1 when all of its inputs are 1(a) NOR(b) XOR(c) AND(d) NOTWhich gate equivalent is to bubbled OR gate?(a) AND(b) XOR(c) NOT(d) NANDThe digit F in Hexadecimal system is equivalent to in decimal system(a)16(b)15(c)17(d) 8A NOT gate has(a) Two inputs and one output(b) One input and one output(c) One input and two outputs(d) none of aboveThe digital logic family which has minimum power dissipation is(a) TTL(c) DTL(d) CMOS(734) ₈ = () ₁₆ (a) C1D(b) DC1	07
	7 B	 (c) 1CD (d) 1DC 1 Kb corresponds to (a) 1024 bits (b) 1000 bytes (c)210 bytes (d) 210 bits Define Following Terms Positive Logic Negative Logic Fan In 	05
Q.2	C (a) (b) (c)	4. Fan out 5. Noise Margin State and Prove D'Morgan Theorem. Convert the expression $Y = A + BC$ into the standard SOP form. Simplify Using boolean laws and draw the logic diagram for the simplified expression. F = (ABC)' + (AB)'C + A'BC' + A(BC)' + AB'C Explain Full Subtractor with truth table and circuit diagram.	02 03 04 07
Q.3	(c) (a) (b) (c)	Simplify following Boolean function by using the tabulation method $F = \Sigma(0,1,3,7,8,9,11,15)$ Explain magnitude comparator. Prove that NAND gate as Universal gate. Simplify following Boolean function using VEM. F = AB'CD + A'BC'D + AB'CD' + A'B'C'D F = A'B'CD + A'BC'D' + A'BC'D + AB'CD' + AB'CD' + AB'CD + ABCD'	07 03 04 07

03

	(b)	Convert the decimal number 250.5 to base 3, base 4, base 7 and base 8	04		
	(c)	Design a combinational circuit with four input lines that represent a decimal digit in	07		
• •		BCD and four output lines that generates the 9's Complement of the input digit.	0.2		
Q.4	(a)	What is multiplexer? With logic circuit and function table explain the working of 4	03		
		to I line multiplexer.			
	(b)	Simplify Boolean function using K-Map	04		
		$F(w, x, y, z) = \Sigma(1, 3, 5, 8, 9, 11, 15)$			
		$d(w, x, y, z) = \Sigma(2, 13)$			
	(c)	Implement following Boolean function using 8 : 1 multiplexer.	07		
		$F(A, B, C, D) = \Sigma(2, 3, 5, 7, 8, 9, 12, 13, 14, 15)$			
OR					
Q.4	(a)	State the advantages of Finite State Machine.	03		
	(b)	Explain JK flip flop with its characteristic table and excitation table.	04		
	(\cdot)		07		
	(c)	Implement Full Subtractor Circuit with the help of Decoder and logic gates.	U/		
Q.5	(a)	Explain Master Slave JK flip-flop with truth table and circuit diagram.	03		
•	(b)	Draw and explain Ring counter	04		
	(c)	Design a counter to generate the repetitive sequence 0, 1, 2,4,3,6.	07		
		OR			

Q.5 (a) Plot the out waveform referenced to the clock signal assuming the initial contents of 03 the flip-flops is q=0. Assume all flip-flops are edge triggered.



- (b) Write short note on Programmable Logic Arrays.
- Explain the Fundamental Mode Model of Asynchronous State Machine with 07 (c) suitable example
