GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (NEW) - EXAMINATION - SUMMER 2017

Subject Code: 2131704

Subject Name: Digital Logic Circuits

Time: 10:30 AM to 01:00 PM

Total Marks: 70

Date: 05/06/2017

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Marks Q.1 Short Questions 14 The 8-bit binary equivalent of decimal number 187 is 1 A) (010111011)₂ B) (11011101)₂ C) (10111101)₂ D) (10111100)₂ Convert (8B3F)₁₆ to binary. 2 B) 011010 C) 1011001111100011 D)1000101100111111 A) 35647 X=1010100 and Y=1000011. Using 2's complement, X-Y is, 3 A) 10111 B)101101 C) 10011 D) 10001 4 What is noise margin in logic families? 5 Convert the following SOP expression to an equivalent POS expression ABC + AB'C' + AB'C + ABC' + A'B'C6 Which gates are known as universal gates? Why? What do you mean by negative edge triggered flip flop? 7 What is the difference between demultiplexer and decoder? 8 2 level AND- OR gate realization of a logic expression is equivalent to 2 level 9 NAND- NAND gate realization. A) True B) False D flip-flop stands for 10 A)Dual flip flop B) Double flip flop D) Derivative flip flop C) Delay flip flop What is the difference between Johnson counter and Ring counter? 11 12 List and state logic and shift microoperations. Explain the term "Acquisition time" with respect to ADC. 13 The fastest ADC is: 14 A) Counter type A/D Converter B) Flash type A/D converter C) Dual slope A/D converter D) Successive approximation ADC. Q.2 Design full subtractor using K map and realize using logic gates. 03 (a) Minimize the following four variable logic function using K- map: (b) 04 $f(A, B, C, D) = (A+B+C'+D') \cdot (A'+C+D') \cdot (A'+B+C'+D') \cdot (B'+C) \cdot (B'+C')$ (A + B') + (B' + D'). Realize the circuit using logic gates. (c) Design BCD to Excess-3 code converter using k map. Draw circuit using 07 logic gates. OR (c) Minimize the following function using tabulation method: 07 $F(w, x, y, z) = \sum (1, 4, 6, 7, 8, 9, 10, 11, 15)$ (a) Write a brief note on PLA(Programmable Logic Array). Q.3 03 (b) Explain the logic of look ahead carry generator in full adder with help of logic 04

diagram.

(c) Draw the logic diagram of 3:8 Decoder and write the truth table. Explain its 07 operation.

03

- Q.3 (a) Explain the operation of master slave J-K flip flop.
 - (b) Design a counter that has a repeated sequence of six states as shown below in 04 the table:

А	В	С
0	0	0
0	0	1
0	1	0
1	0	0
1	0	1
1	1	0

Draw the logic diagram and state diagram.

- (c) Draw the logic diagram of clocked RS flip flop and explain its operation. 07
- Q.4 (a) List out different types of memories used in digital logic circuits and define 03 them.
 - (b) Explain the working of 4-bit Jhonson counter. Write the count sequence 04 obtained at the output.
 - (c) Draw the logic diagram of 4-bit bidirectional shift register with parallel load 07 and explain its operation.

OR

- Q.4 (a) Explain floating point representation of numbers in register transfer logic. 03
 - (b) What is a macrooperation? Illustrate the sequence of microoperarions 04 followed in macrooperation with an example.
 - (c) Explain the design of a simple computer with the help of block diagram. List 07 various registers used in it.

Q.5	(a)	Explain the term "active pull up".	03
	(b)	Explain current hogging phenomenon in DCTL.	04
	(c)	Draw the circuit of 3 input TTL(Transistor Transistor Logic) NAND gate and	07
		explain its operation.	
		OR	
Q.5	(a)	State and define any three specifications of ADC.	03
	(b)	Draw the block diagram of Successive Approximation type ADC and explain	04
		its operation.	
	(c)	With the help of neat diagram, explain the working of R-2R ladder type DAC.	07

(c) With the help of neat diagram, explain the working of R-2R ladder type DAC. 07 Draw suitable waveforms.
