Seat No.:	Enrolment No

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VIII • EXAMINATION - SUMMER 2014

Date: 31-05-2014

Subject Code: 180802 **Subject Name: VLSI Technologies** Time: 10:30 am TO 01:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Explain VLSI Design flow using Y-chart. **07** Q-1 (a) Explain the fabrication steps of nMOS transistor with necessary figures. **07 (b)** Q-2 (a) Draw the CMOS Inverter circuit and VTC for different operation regions of the nMOS **07** and pMOS transistor. Derive critical voltage points Voh, Vol, VIL and VIH. An enhancement nMOS transistor has the following parameters: Threshold voltage 07 **(b)** Vth=0.8v, channel length modulation coefficient λ =0.05V⁻¹, Process transcounductance parameter $\mu_n \text{Cox} = 20\text{A/V}^2$. If the transistor is biased with VG = 2.8V, VD = 5V and VS= 1V. The drain current is say ID=0.24mA. Determine W/L. OR Design a CMOS logic gate for the function. **(b) 07** $f = \overline{ab+ac+bd}$ using smallest number of transistors. Q-3 (a) Explain energy band diagram of MOS structure at surface inversion and derive the **07** equation of threshold voltage. Derive the expression for drain current as a function of VGS, VDS and VSB for all three **07 (b)** region of operation of MOSFET using Gradual Channel Approximation. **07** \mathbf{Q} -3 (a) How will you calculate propagation delay times TphL and TpLH for CMOS Inverter? Explain Voltage Bootstrapping. **07 (b)** O-4 (a) Explain the functioning of depletion load nMOS inverter and derive critical voltage 07 points Voh, Vol, VIL and VIH. Explain two input depletion load NOR gate and derive the necessary equations for the **07 (b)** same. OR Explain the basic principle of pass transistor circuit. Explain logic "1" transfer and Q-4 (a) **07** logic "0" transfer. Draw the circuit diagram of Domino CMOS logic gate and discuss it in detail. 07 **(b)** Q-5 (a) Discuss basic steps of the LOCOS Process. 07 Concept of regularity, modularity and locality **07 (b)** OR Q-5 (a) Write a short note on Built In Self Test (BIST). 07 Give comparison between FPGA and CPLD. **07 (b)**
