| Sea | at No.: | Enrolment No | | |
|------------|----------------------------------|--|----------|--|
| | GUJARAT TECHNOLOGICAL UNIVERSITY | | | |
| | | BE - SEMESTER-III(OLD) • EXAMINATION – WINTER 2016 | | |
| Su | bject | Code:130701 Date:02/01/201 | 7 | |
| | • | Name:Digital Logic Design | | |
| | • | 0:30 AM to 01:00 PM Total Marks: | 70 | |
| | struction | | | |
| | 1. 2. 3. | Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. | | |
| Q.1 | (a) | Do as directed. (1) $(645.65625)_{10} = ()_2$ (5) $(ABC.555)_{16} = ()_8$ (2) $(FACE.25)_{16} = ()_{10}$ (6) $(2493)_{10} = ()$ Excess-3 Code (3) $(11011)_{Gray} = ()_{10}$ (7) $(1525)_{10} = ()_{Gray Code}$ (4) Subtract $(45)_{10}$ from $(93)_{10}$ using 1's complement method. | 07 | |
| | (b) | Explain with neat logic diagram and truth table the functioning of basic logic gates. | 07 | |
| Q.2 | (a) | Minimize the following function using K-map and implement the same. $F(w,x,y,z) = \sum_{n=0}^{\infty} m(0,1,2,3,6,7,13,14) + \sum_{n=0}^{\infty} d(8,9,10,12)$ | 07 | |
| | (b) | Minimize the following function using K-map and implement the same. F = A'B'C' + B'CD' + A'BCD' + AB'C' | 07 | |
| | | OR | | |
| | (b) | Justify the statement: "NAND and NOR gates are universal gates." | 07 | |
| Q.3 | (a) | Design and explain BCD Counter. | 07 | |
| | (b) | With neat logic diagram, explain serial in parallel out shift register. OR | 07 | |
| Q.3 | (a) | Design and explain with truth table the logic circuit for full adder. | 07 | |
| | (b) | Design and explain Odd parity generator. | 07 | |
| Q.4 | (a) | Draw & explain Master-Slave J-K Flip Flop. | 07 | |
| | (b) | Explain Arithmetic, Logic and Shift Micro operations in detail. OR | 07 | |
| Q.4 | (a) | Draw & explain T Flip Flop and D Flip Flop. | 07 | |
| | (b) | Design and explain 3 to 8 line Decoder. | 07 | |
| Q.5 | (a) | Write a short note on Micro Program Control. | 07 | |
| | (b) | Design and explain 4x1 Multiplexer. | 07 | |
| o - | () | OR | 0.5 | |
| Q.5 | (a) (b) | Write a short note on Hard-Wire Control. Explain in detail Inter-register Transfer logic. | 07 07 | |
