Seat No.: Enrolment No							
GUJARAT TECHNOLOGICAL UNIVERSITY							
		BE - SEMESTER-III(New) • EXAMINATION -					
-	-	Code:2131704	Date:06/01/2017				
-	-	Name:Digital Logic Circuits					
Time:10:30 AM to 01:00 PM Total Marks: 70							
Instru	uction 1	s: Attempt all questions.					
		Make suitable assumptions wherever necessary.					
		Figures to the right indicate full marks.					
	0.1			1.4			
	Q.1	Short questions: Perform the following binary subtraction using 2's complete	ment method:	14 1			
	1	(110000-10111) ₂	ment method.	1			
	2	Convert the given octal number to equivalent hexadecimal	number:	1			
		(247.36)8					
	3	What do you mean by the term "Standard Canonical form"	?	1			
	4	What is meant by positive logic and negative logic?		1			
	5 6	Which is the fastest logic family? Why? Which one of the following is more accurate DAC? Why?		1 1			
	0	I) Weighted resistor type DAC II) R-2R ladder type	be DAC	1			
	7	Define the term Propagation delay with respect to digital lo		1			
	8	What is excitation table?	-	1			
	9	What is the difference between combinational circuit and s	equential circuit?	1			
	10	Ripple counters are counters.		1			
	11	I) Asynchronous II) Synchronous What is overflow condition in registers?		1			
	12	Define the term "resolution" with respect to ADCs.		1			
	13	What is reflected code?		1			
	14	Define the term "Modulus of the counter"		1			
0.2	(a)	What is race around condition? How can it be resolved?		3			
C	(b)	Draw the diagram of Switched capacitor type DAC and exp	plain its operation.	4			
	(c)	Explain the working of Flash type A/D converter.		7			
		OR		_			
	(c)	Explain the working of Dual slope type A/D converter.		7			
Q.3	(a)	Implement a full adder circuit with a decoder and two OR	gates.	3			
	(b)	Simplify the following equation using K-map and implement	ent using logic gates:	4			
		$F(A,B,C,D) = \sum (0,1,2,3,5,7,8,9,11,14)$					
	(c)	Simplify the following equation using tabulation method: $\Sigma(W, W, Z) = \Sigma(0, 1, 2, 0, 10, 11, 14, 15)$		7			
		$F(W, X, Y, Z) = \sum (0,1,2,8,10,11,14,15)$ OR					
Q.3	(a)	Design BCD to Decimal decoder using K- map.		3			
X	(b)	Simplify the following equation using K-map and impleme	ent using universal gates:	4			
		$F(A,B,C,D) = \sum m(1,3,7,11,15) + d(0,2,5)$	0 0				
	(c)	Design gray code to binary code converter using K-map.		7			
O_{4}	(\mathbf{a})	Write a short note on PLA.		3			
Q.4	(a) (b)	Implement the following function with 8:1 multiplexer:		3 4			
		$F(A, B, C, D) = \sum (0, 1, 3, 4, 8, 9, 15)$					
	(c)	Draw the block diagram of BCD adder and explain the logi	ic of BCD addition in it.	7			
<i>c</i> :	. .	OR		-			
Q.4	(a)	Explain different types of triggering methods.		3			
1							

- (b) Draw the logical diagram of Jhonson counter and explain its operation.
- (c) Design a counter that has a repeated sequence of six states as given below:

А	В	С
0	0	0
0	0	1
0	1	0
1	0	0
1	0	1
1	1	0

Q.5	(a)	Draw CMOS NAND gate and justify the output for various input states.	3
	(b)	Explain Totem pole output in TTL logic.	4
	(c)	Draw the circuit of ECL OR-NOR gate and explain its operation.	7
		OR	
Q.5	(a)	Explain the working of 4:1 multiplexer.	3
	(b)	Explain ALU.	4
	(c)	Explain arithmetic, logic and shift micro operations	7