GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-VI • EXAMINATION – WINTER 2013

Subject Code: 161004 Subject Name: VLSI Technology and Design Time: 02:30 pm to 05:00 pm Instructions:

Date: 06-12-2013

Total Marks: 70

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- Q.1 (a) What is the difference between positive photoresist and negative photoresist? 03 Which is commonly used in the manufacturing of high density integrated circuits?
 - (b) Why do we require device isolation between MOS transistors that comprise 04 an IC? Explain LOCOS isolation technique with necessary diagrams.
 - (c) Discuss following criteria which are considered to measure the quality of chip 07 design. 1. Testability 2. Yield and manufacturability 3. Reliability 4. Technology updateability
- Q.2 (a) Draw circuit of resistive load inverter. Derive V_{IL} , V_{IH} and V_{OL} for resistive 07 load inverter.
 - (b) Calculate the threshold voltage V_{TO} under zero bias at room temperature 07 (T=300°K), for a polysilicon gate n-channel MOS transistor, with the following parameters: substrate doping density $N_A = 10^{16}$ cm⁻³, polysilicon gate doping density $N_D = 10^{20}$ cm⁻³, $t_{ox} = 500$ °A, and oxide interface fixed charge density $N_{OX} = 2 \times 10^{10}$ cm⁻³. Take $\varepsilon_0 = 8.85 \times 10^{-14}$ F/cm, $\varepsilon_{si} = 11.7 \times \varepsilon_0$ F/cm, $\varepsilon_{ox} = 3.97 \times \varepsilon_0$ F/cm.

OR

- (b) Consider the CMOS inverter, with the following device parameters: nMOS $V_{TO,n} = 0.6 \text{ V} \quad \mu_n C_{ox} = 60 \,\mu A/V^2$ pMOS $V_{TO,p} = -0.8 \text{ V} \quad \mu_p C_{ox} = 20 \,\mu A/V^2$ Also: $V_{DD} = 3V, \lambda = 0$.
 - a. Determine the (W/L) ratios of the nMOS and the pMOS transistor such that the switching threshold is $V_{th} = 1.5V$.
 - b. Calculate noise margin.
- Q.3 (a) Explain the energy band diagram of MOS structure at surface inversion and 07 derive the expression for the maximum possible depth of the depletion region.
 - (b) For a CMOS inverter circuit, derive its critical voltage points V_{IL} and V_{IH} . 07 OR
- Q.3 (a) What is short channel effect? Derive expression for the change in threshold 07 voltage due to short channel effect.
 - (b) What is constant voltage scaling? How delay time, power density and power 07 dissipation are affected in a device scaled with constant voltage scaling.
- Q.4 (a) Explain Elmore delay calculation method for complex RC network. Derive 07 the formula for Elmore delay τ_{DN} .
 - (b) Explain two input depletion load NOR gate and derive the necessary 07 equations for the same.

07

- Q.4 (a) For XOR function, draw following implementations.
 - 1. Full CMOS gate
 - 2. Pseudo-nMOS gate
 - 3. CMOS transmission gate(TG)
 - (b) Explain the principle of dynamic CMOS logic (Precharge-Evaluate logic). 07 Discuss its advantages and disadvantage.
- Q.5 (a) Draw CMOS implementation of D latch with two inverters and two CMOS 07 TG gates. Explain its working.
 - (b) What is the need of voltage bootstrapping? Draw dynamic boot-strapping 07 arrangement and explain it.

OR

Q.5	(a)	Discuss remedies of CMOS Latch-Up.	07
	(b)	Ad hoc testable design techniques.	07

07