Seat No.:	<b>Enrolment No.</b>
-----------	----------------------

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

## **ME Semester – II Examination Dec. - 2011**

Subject Name: CMOS Circuit Design II		12/12/2011	
			Marks: 70
2. N	Attem Make	pt all questions. suitable assumptions wherever necessary. es to the right indicate full marks.	
Q.1	(a) (b)	With necessary figures explain Micropower Op-amps. Discuses the Speed and Noise Issues for References.	07 07
Q.2	(a)	Draw and explain the Generation of PTAT current using a simple amplifier.	07
	(b)	Sketch the schematic of an adaptive voltage follower that can source or sink current.	07
	(b)	OR With necessary figures explain High-Speed Op-amps.	07
Q.3	(a) (b)	Write a short note on Row/Colum Decoder. Explain the operation of Sense Amplifier with necessary figures.	07 07
Q.3	(a) (b)	OR Explain the operation of Decision Circuit. What is Jitter? Explain for PLL.	07 07
Q.4	(a) (b)	Explain the problem of Lock Acquisition for PLL. Explain the operation of Parallel DAC.	07 07
Q.4	(a) (b)	OR Explain the operation of Serial ADC. Write a short note on Floating Gate Memory.	07 07
Q.5	(a)	Explain the effect of junction capacitance nonlinearity in Switched Capacitor Integrator.	07
	(b)	List different types of Switched-Capacitor Amplifier and Explain any one in detail.	07
Q.5	(a) (b)	OR Explain the operation of Monostable Multi Vibrator. Write a short note on Voltage Generators.	07 07
		******	