Seat No.:	Enrolment No.
-----------	---------------

GUJARAT TECHNOLOGICAL UNIVERSITY

ME Semester – III Examination Dec. - 2011

•	Subject code: 732604 Date: 08/12/2 Subject Name: Low Power CMOS VLSI Circuit Design		011
•	Time: 10.30 am – 01.00 pm Total Marks		: 70
Instru	1. 2.	ns: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a)	What is Active Power dissipation? Discuss different components of Dynamic portion of the power dissipation in brief.	07
	(b)		07
Q.2	(a)	List and Explain different techniques to achieve multiple threshold voltages in CMOS.	07
	(b)		07
	(b)		07
Q.3	(a)	Explain functioning of single SDDA cell and discuss how it can be extended as n-digit decimal adder.	07
	(b)		07
Q.3	(a)		07
	(b)	· · · · · · · · · · · · · · · · · · ·	07
Q.4	(a) (b)	Explain the role of on-chip pulse generator in reducing active power in memories in detail.	07 07
Q.4	(a)	OR Discuss the operation of Shared-BL SRAM cell and explain the cause of	07
	(b)	increased access time.	07
Q.5	(a)	J &	07
	(b)	low power designs.	07
Q.5	(a) (b)		07 07
