Seat No.: Enrolment I
-----------------------

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

**ME Semester –III Examination Dec. - 2011** 

•		e: 732902 Date: 08/12/2011	
•	0.30	ne: VLSI Circuits and Design 0 am – 01.00 pm Total Marks: 70	
1. 2. 3.	Att Ma Fig	empt all questions.  The suitable assumptions wherever necessary.  The suitable assumptions where use a suitable assumptions where a suitable assumption where a suitable as	
Q.1	(a)	<ol> <li>Draw the Y –chart and explain the VLSI design process.</li> <li>What do you mean by hierarchal abstraction?</li> <li>What are the concepts of regularity, modularity and locality?</li> </ol>	09
	(b)	Illustrate the different operating conditions of the pMOS transistor of enhancement type.	05
Q.2	(a)	Derive an equation for saturated drain current considering channel length modulation for MOS transistor.	07
	(b)	Draw and explain the different regions for  (i) MOSFET V-I characteristics  (ii) MOS C-V characteristics.	07
	(b)	Give comparison for  (i) SRAM –DRAM  (ii) Gate array design –Standard cell based design.	07
Q.3	(a) (b)	Along with frequency response, discuss the CMOS amplifier.  Explain the design of  (i) CMOS inverter (ii) Two – input NOR gate.  OR	06 08
Q.3	(a)	What is a CMOS switch? How is it different from the MOS switch? Draw the resistance characteristics of the CMOS switch?	06
	<b>(b)</b>	Realize the optimized CMOS logic circuit for  (i) $Y = \overline{A(B+C) + DE}$ and (ii) Two input XOR gate.	08
Q.4	(a) (b)	Draw the BiCMOS device structure and explain fabrication of same. Write short note on : ASIC.  OR	07 07
Q.4	(a) (b)	Implement a two – input NOR logic using BiCMOS. Compare FPGA and CPLD for various aspects.	07 07
Q.5	(a)	Draw the device structure of CMOS inverter. Show the different steps to fabricate a CMOS inverter.	07
	<b>(b)</b>	Design a AND latch using TSPC dynamic CMOS logic circuit.  OR	07
Q.5	(a) (b)	What is built - in - self test? Explain it with necessary diagrams.  Enlist op-amp's two structures and state its application. Stare design parameters of a CMOS op-amp amplifier and list its various building blocks	07 07

\*\*\*\*\*