Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

ME - SEMESTER I - EXAMINATION - SUMMER 2017

Subject Code: 2710507			Date: 09/05/2017  Total Marks: 70	
Tiı	Subject Name: ASIC Design Time: 02:30 pm to 05:00 pm Total Mar Instructions:			
	1. 2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.		
Q.1	(a)	<ul> <li>Answer the following</li> <li>i) List the major capabilities of VHDL along with the features that differentiate it from other hardware description languages.</li> <li>ii) Describe different levels of abstraction in HDL</li> </ul>	06	
	(b)	Do as directed  i) Declare entity for 8 bit Full Adder  ii) List nine values of std_logic	08	
		<ul><li>iii) Give one example each of concurrent and sequential statements</li><li>iv) Explain sensitivity list in process statement</li></ul>		
Q.2	(a)	Draw a flow chart indicating major steps involved in chip design using CAD tools. How is functional simulation different from timing simulation?	07	
	<b>(b)</b>	Write VHDL code using WHEN-ELSE statement for four bit comparator	07	
		OR		
	<b>(b)</b>	Write a behavioral VHDL code for 16 bit shift register with parallel loading and shift left-right control	07	
Q.3	(a)	What is delta delay? Compare inertial and transport delay models with necessary examples	07	
	<b>(b)</b>	<ul><li>i) List various WAIT statements.</li><li>ii) Using WAIT statement, write VHDL code for synchronous reset D flip flop</li></ul>	07	
Q.3	(a)	OR  Explain configuration and package declaration statements using necessary	07	
Ų.J	(a)	examples.	U1	
	<b>(b)</b>	Discuss types of Finite State Machine (FSM) with appropriate example	07	
Q.4	(a)	Give general structure of writing a test bench in VHDL. Write a test bench to generate D and clock inputs for D flip-flop. Assume VHDL code for D flip-flop is available. How do you limit simulation time?	07	
	(b)	Write VHDL code for  (i) 4x1 MUX using with select construct.  (ii) 1x4 DEMUX using when else construct.  OR	07	
Q.4	(a)	Explain component declaration and component instantiation statement	07	
	<b>(b)</b>	Write VHDL code using structural model for a 4×1 MUX	<b>07</b>	

Q.5	(a)	1	<b>07</b>
	<b>(b)</b>	Discuss fuse and anti fuse technology of FPGA programming with appropriate	07
		diagram	
		OR	
Q.5	(a)	Draw architecture or block diagram of one of the CPLD and explain its working	07
	<b>(b)</b>	Write short note on floor planning and placement	07

\*\*\*\*\*\*\*\*\*\*\*\*\*\*