GUJARAT TECHNOLOGICAL UNIVERSITY ME- SEMESTER_II EXAMINATION - SUMMER - 2016

Subject Code: 2724202 Date:26/05 Subject Name: Testing and Verification of VLSI Design			/2017	
Tiı	Time: Total Marks		: 70	
Ins	tructio 1. 2. 3.	 Attempt all questions. Make suitable assumptions wherever necessary. 		
Q.1	(a) (b)	Explain the Testing Philosophy with suitable example. How Integration of Analog and Digital Device on one chi effect the testing.	07 07	
Q.2	(a) (b)	 List down and discuss various approaches to reducing human-introduced errors. Define the following terms. 1. Design for Verification 2. Design Reuse 3. Verification Reuse 	07 07	
		OR		
	(b)	Discuss the fault detection by IDDQ test.	07	
Q.3	(a) (b)	Discuss the Failure mode analysis (FMA) with respect to role of Testing. Prove that verification is necessary evil. OR	07 07	
Q.3	(a)	Which are the two answer of the question "Is my design functionally correct?". Explain the each answer w.r.t types of mistakes.	07	
	(b)	Explain the ATPG with necessary block diagram.	07	
Q.4	(a) (b)	Compare testing and verification. Explain the following terms with respect to verification. 1. Testability 2. Controllability 3. Observability	07 07	
OR				
Q.4	(a) (b)	List down the various type of testing depend on place and explain each in detail Once the device-under-test (DUT) has been mounted in the tester, which three things are needed to conduct the test? Explain each in detail.	07 07	
Q.5	(a)	List down the various functional verification approach and discuss any two in detail.	07	
	(b)	What is scan based testing? Explain it working in detail. OR	07	
Q.5	(a) (b)	Draw and explain the functional model of memory. What is the delay test problem? Explain path delay test.	07 07	
