Seat No.:	Enrolment No.
-----------	---------------

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER IV (NEW) - EXAMINATION - SUMMER - 2017

Subject Code: 2745402 Subject Name: CORTEX-M4 PROCESSOR ARCHITECTUR Time: 02:30PM-05:00 PM Instructions:		ect Code: 2745402 Date:03/05/2017		
-		 Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. 		
Q.1	(a)	 What is the use of ICI/IT bit in XPSR register? How to Enable FPU exception interrupts? Give advantage of unaligned memory accesses compare to ARM Processor. What is the use of PDDS bit in power control register? What is a bit banding technique? Explain the use of branch Prediction in pipeline. Which three things need to use NVIC? 	07	
	(b)	What is SYSTICK timer? Explain each bit in SYSTICK control and status register?	07	
Q.2	(a) (b)	Write a short note on cortex-M series family. Explain the Programmer's model of cortex. OR	07 07	
	(b)	Explain NVIC and SCB registers for exception control.	07	
Q.3	(a) (b)	Explain the Low power modes of CORTEX. Explain 1) SADD 2) SHADD 3) LDMFD 4) LDREX with Example	07 07	
Q.3	(a) (b)	OR How branch instructions are executed in CORTEX M4? Explain 1) BFC 2) LDMIA 3) MRS 4) MLA with Example.	07 07	
Q.4	(a) (b)	List the CMSIS intrinsic instruction and explain any two in detail. Explain with block diagram Cortex Microcontroller Software Interface standard (CMSIS).	07 07	
		OR		
Q.4	(a) (b)	Explain in Detail Memory Bit Band operation. Explain CMSIS usage, benefits and register core in detail. 0		
Q.5	(a) (b)	Explain the memory map of Cortex with all regions What is the difference between THUMB1 and THUMB2 Architecture? OR	07 07	
Q.5	(a) (b)	Explain Instrumentation Macrocell and Embedded Trace Macrocell. Explain in detail Lazy stacking in Floating Point Unit.	07 07	
