Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER- II EXAMINATION - SUMMER 2017

Subject Code: 3725203 Subject Name: Digital VLSI Design II Backend (Elective I)		Date:29/05/2017		
Tir	ne:0 tructio	2:30 PM to 05:00 PM ons: Attempt all questions.	Total Marks:	70
	3.	Figures to the right indicate full marks.		
Q.1	(a) (b)	Explain the VLSI design cycle shortly with suitable diagram. Explain the Grid routing and discuss any one algorithm regarding grid	l routing.	07 07
Q.2	(a) (b)	Explain the standard cell based design, Full custom design, and Gate at Explain the following terms: 1. Hierarchy 2. Modularity 3. Regularity	•	07 07
	(b)	OR List out the VLSI design challenges. Explain any two challenges.		07
Q.3	(a) (b)	What are the steps involved in the floor planning stage and what is the What is set up and hold time. How do they affect timing of a digital equation?	_	07 07
Q.3	(a)	OR What is the difference between wire delay and cell delay? How do the of the digital circuit?	ey affect timing	07
	(b)	What are the steps involved in the placement stage and what s their in	nportance?	07
Q.4	(a) (b)	Explain the Generated clock and Gated clock. Explain the clock tree synthesis and issue of clock skew. OR		07 07
Q.4	(a) (b)	Explain the effects of clock tree optimization. Explain the inter clock delay balancing.		07 07
Q.5	(a) (b)	Define terms: 1. Moor's Law 2. Non recurring cost 3. yield 4. Tech. How we can prevent the crosstalk in digital circuits?	nology scaling	07 07
Q.5	(a) (b)	OR Define terms: 1. Congestion 2. PNS 3. PNA 4. Wire sizing Explain the core routing based strategy.		07 07
