Seat No.:	Enrolment No
-----------	--------------

GUJARAT TECHNOLOGICAL UNIVERSITY ME SEMESTER – I (OLD) EXAMINATION – SUMMER 2017

Subject Code: 710403N		Date:10/05/2017			
Г	ime:(struct	02:3 ions 1. <i>A</i>	: Attempt all questions.	Γotal N	Marks: 70
			Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
	Q.1	(a) (b)	4 may 1 may	i.	07 07
	Q.2	(a) (b)	Briefly explain the VLSI Design methodologies. Discuss Anti-fuse and static RAM programming Technology. OR		07 07
		(b)	Write VHDL program for 4 – bit parallel adder.		07
	Q.3	(a) (b)			07 07
	Q.3	(a)	OR Use Case – When Statement and write VHDL coding to realize 4X1 MU.	X.	07
		(b)	Using with – select – when statement write VHDL program to have 4 – bi binary up and down counter with reset and preset facility.	t	-07
	Q.4	(a) (b)	Discuss Timing Driven Placement. Describe the fish bone type of clock distribution scheme used for cell ASIC.	based	07 07
			OR		
	Q.4	(a) (b)		n floor	07 07
	Q.5	(a)	What do you mean by Design Entry, Place & Route?		07
		(b)	Write VHDL listing to realize following function:		07
			F = ABC + A'BD + AB'C'D + AD' + BC'		
			OR		
	Q.5	(a)	•		07
		(b)	Explain Xilinx 3000 Series logic cells with configuration memory cell.		07
