## **GUJARAT TECHNOLOGICAL UNIVERSITY** M. E. - SEMESTER – II • EXAMINATION – SUMMER • 2013

~		$\mathbf{M}_{\mathbf{r}} = \mathbf{S}_{\mathbf{r}} = \mathbf{S}_{\mathbf{r}} = \mathbf{M}_{\mathbf{r}} = \mathbf{M}_{\mathbf{r}} = \mathbf{M}_{\mathbf{r}} = \mathbf{S}_{\mathbf{r}} = $			
Subject code: 1710412Date: 05-06-201Subject Name: Digital VLSI DesignTotal Marks: 7Time: 10.30 am – 01.00 pmTotal Marks: 7					
Instructions:					
	1. 2. 3.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.			
Q.1	(a) (b)	<ul> <li>Define following Terms in brief</li> <li>1. Regularity</li> <li>2. Modularity</li> <li>3. Locality</li> <li>4. Positive Photoresist</li> <li>5. Body Effect</li> <li>6. Overlap Capacitance</li> <li>7. Channel Stop Implant</li> <li>Explain CMOS fabrication process with necessary diagram</li> </ul>	07 07		
02	(a)	What do you mean by MOSEET Scaling? Explain Constant field Scaling and	07		
Q.2	(a)	Constant-voltage Scaling in detail	07		
	(b) (b)	Calculate the threshold voltage $V_{TO}$ at $V_{SB}=0$ , for a polysilicon gate n-channel MOS transistor, with the following parameters: Substrate doping density $N_A=10^{16}$ cm <sup>-3</sup> , polysilicon gate density $N_D=2 \times 10^{20}$ cm <sup>-3</sup> , gate oxide thickness $t_{ox}=500$ Angstrom and oxide interface fixed charge density $N_{ox}=4 \times 10^{10}$ cm <sup>-2</sup> , <sub>F</sub> (gate) = 0.55 V. Physical constants : Thermal voltage =KT/q = 0.026 volt Energy Gap of silicon(Si) =E <sub>g</sub> = 1.12 eV Intrinsic Carrier Concentration of silicon = $n_i=1.45 \times 10^{10}$ cm <sup>-63</sup> Dielectric constant of vaccume = $_o = 8.85 \times 10^{-14}$ F/cm Dielectric constant of silicon = $_{si} = 11.7 \times _o$ F/cm Dielectric constant of silicon = $_{ox} = 3.97 \times _o$ F/cm Discuss procedure to measure data for experimental determination of the	07		
	(0)	parameters $k_n$ , $V_{TO}$ and substrate bias coefficient.	07		
Q.3	<b>(a)</b>	With neat sketch explain gradual channel approximation and derive the equation for drain current in linear region mode and saturation mode	07		
	(b)	Derive expressions for $V_{IH}$ and $V_{IL}$ for CMOS Inverter. OR	07		
Q.3	(a) (b)	Draw two-input CMOS NOR gate and obtain expression for switching threshold voltage ( $v_{th}$ ). Assume that both NMOS transistors are identical. Similarly, PMOS transistors are also identical. Write a short note on short channel effects.	07 07		

Q.4 (a) Draw input and output waveform during high to low transition of output for a 07 CMOS inverter and derive expression for PHL

	<b>(b)</b>	Consider a resistive-load inverter circuit with $V_{DD}=5V$ , $k_n'=22\mu A/V^2$ , $V_{T0}=0.8$ V, $R_L=200$ k, and $W/L=2$ . Calculate the critical voltages ( $V_{OL}$ , $V_{OH}$ ,	07
		$V_{IL}$ , $V_{IH}$ ) on the VTC and find the noise margins of the circuit.	
		OR	
Q.4	<b>(a)</b>	Discuss dynamic CMOS logic (precharge ó evaluate logic) with illustration of	07
		the cascading problem in dynamic CMOS logic.	
	(b)	Explain three stage CMOS ring Oscillator in detail.	07
Q.5	(a)	Draw the circuit diagram and stick diagram of 3-input CMOS NAND gate.	07
	<b>(b)</b>	Explain CMOS transmission gate and design 4X1 Mux using transmission gate	07
		OR	
Q.5	(a)	Explain basic principles of pass transistor circuits.	07
	<b>(b)</b>	Draw and explain CMOS SR latch circuit	07

\*\*\*\*\*