Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER - II • EXAMINATION - SUMMER • 2013

Su	bject	code: 1724205 Date: 05-06-2013		
Su	bject	Name: Analog and Mixed Signal VLSI Design		
Ti	me: 1	0.30 am – 01.00 pm Total Marks: 70	Total Marks: 70 ions. sumptions wherever necessary. ht indicate full marks. valent circuit of cascode amplifier and derive the formula of sistance and -3dB bandwidth. I diagram derive the voltage gain and -3dB frequency of oretter v Voltage Divider. of class AB CMOS amplifier. of are and 4 = dc dc ive of the tain ce Self BiasingAmp and the significance of compensation in Op-Amp. or OR lier in detail. DAC Architecture. plifier with current mirror load. 07	
In	struc	ctions:		
		 Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. 		
Q.1	Draw small signal equivalent circuit of cascode amplifier and derive the formula of voltage gain, output resistance and -3dB bandwidth.	07		
	(b)	Using the small signal diagram derive the voltage gain and -3dB frequency of Active pMOS load inverter	07	
Q.2	(a) (b)	Explain MOSFET-Only Voltage Divider. Explain the significance of class AB CMOS amplifier.		
	(b)	Assume that W/L ratios of Circuit shown in Fig. are $W_1/L_1 = 2 \text{ m/1 m}$ and $W_2/L_2 = W_3/L_3 = W_4/L_4 = 1 \text{ m/1 m}$. Find the dc value of V_{in} that will give a dc current in M1 of	07	
Q.3	(a) (b)	Explain Diode Reference Self Biasing. Explain Two Stage Op-Amp and the significance of compensation in Op-Amp.		
Q.3	(a) (b)	Explain Analog Multiplier in detail. Explain in detail R-2R DAC Architecture.		
Q.4	(a) (b)	Explain Differential amplifier with current mirror load. Explain the significance of transistor matching in case of current mirror and discuss different layout techniques.	07 07	
Q.4	(a) (b)	OR Discuss Differential Non-linearity and Integral non-linearity for DAC. Discuss Current Steering DAC.		
Q.5	(a) (b)	Explain in detail Sense Amplifier. Explain the working of Pipelined ADC. OR	07 07	
Q.5	(a) (b)	Discussed Phased Frequency Detector. What is oversampling? Explain Sigma Delta ADC.	07 07	

Parameter Symbol	Parameter Description	Typical Parameter Value		
		n-Channel	p-Channel	Units
V _{r0}	Threshold voltage $(V_{RS} = 0)$	0.7 ± 0.15	-0.7 ± 0.15	v
K'	Transconductance parameter (in saturation)	110.0 ± 10%	50.0 ± 10%	μ Α/ V
γ	Bulk threshold parameter	0.4	0.57	V1/2
λ	Channel length modulation parameter	$0.04 (L = 1 \mu m)$ $0.01 (L = 2 \mu m)$	$0.05 (L = 1 \mu m)$ $0.01 (L = 2 \mu m)$	V-1
$2 \phi_F $	Surface potential at strong inversion	0.7	0.8	٧