Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

M. E. - SEMESTER - I • EXAMINATION - SUMMER • 2013

Sul	oject	code: 715205 Date: 13-06-2013	
Sul	ject i	Name: Advanced Computer Architecture	
Tin	ne: 1(	0.30 am – 01.00 pm Total Marks: 70	
Ins		tions:	
	2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1		Attempt the following questions:  (a) Explain the stored program model.  (b) List and briefly define the possible states that define an instruction execution	5 5
		(c) What do mean by interrupt? Explain any one approach to deal with interrupt.	4
Q.2	(a) (b)	Explain the principal of locality and define: spatial and temporal locality.  Differentiate the RISC and CISC Architecture.  OR	07 07
	(b)	What is pipelining? Explain the various hazards that might be occurred during pipelining.	07
Q.3	(a)	Explain the cache size and mapping function parameter while cache design process.	07
	<b>(b)</b>	Explain PowerPC cache organization.	07
Q.3	(a)	OR Explain Pentium-IV (4) cache organization.	07
Ų.J	(a) (b)	Explain tentum-TV (4) cache organization.  Explain the brief characteristics of following application specific processors:  1. Microcontroller  2. Network Controller  3. DSP	07
Q.4	(a) (b)	Discuss the various addressing mode of instructions.  Differentiate SRAM versus DRAM.	07 07
Q.4	(a) (b)	What are the differences among EPROM, EEPROM and Flash Memory? Discuss the various disk performance parameters.	07 07
Q.5	(a) (b)	Explain RAID. Explain SOC Architecture.  OR	07 07
Q.5	(a) (b)	Explain the ARM processor in brief. Explain SPARC architecture in brief.	07 07

\*\*\*\*\*\*