GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – IV • EXAMINATION – SUMMER • 2013

Subject code: 740301 Subject Name: Advanced VLSI Design Time: 10.30 am – 01.00 pm Instructions:

Date: 14-05-2013

Total Marks: 70

14

- 1. Attempt all questions.
 - 2. Make suitable assumptions wherever necessary.
 - 3. Appropriate comment lines are must in your program
 - 4. Figures to the right indicate full marks.
- Q.1 Implement the function $Y = AX^{2} + BX^{2} + CX + D$ in verilog considering maximum time delay in the critical path of one 8 bit x 8 bit multiplier delay only. Assume A, B, C, D, X, and Y of 8-bit. Draw implementation diagram of the same. What is the throughput and latency of your design?
- Q.2 (a) Implement the Boolean function $Y = \{C' (A + B) + F \emptyset (D + E)\}$ G' using 07 minimum area as an optimization criteria. Consider that synchronous set and reset (both active high) D-flipflops are available as FDS element in the device. Write verilog code and draw implementation diagram of the same. What are the throughput, latency and timing of your design?
 - (b) Implement the logic equation Y<= A' (B+C) using synchronous set and reset 07 of D flip-flop. Write verilog code and implementation diagram.</p>

OR

- (b) What is the advantage and limitation of using dual edge triggered flip-flops? 07 Write verilog code of dual edge triggered J-K flip-flop having synchronous reset.
- Q.3 In FPGA based system a clock source of 16 MHz is available. In this system, 14 clocks of 1 MHz, 4 MHz and 8 MHz frequencies are also required, hence need to be generated internally by the system designer. Draw implementation diagram of the system and write verilog code for the same, which occupy minimum area in FPGA implementation. Justify how your system is meeting the required constraint.

OR

- Q.3 What is the cause of static hazard on an asynchronous reset? With the help of 14 necessary waveforms explain static-1 hazard condition while generating active low reset signal given by reset <= AB + B'C. Give your suggestion to improve the design to prevent this hazard.
- Q.4 (a) Write in detail about clock trees and clock managers in FPGA with the help 07 of necessary figures.
 - (b) What do you meant by metastability? With the help of timing diagram 07 explain it. A combinational circuit designed for $Y \le (A+B) C$ has to pass from one clock domain (clock1) to another clock domain (clock2). Both of these clock domains are completely asynchronous. Write verilog program and draw implementation diagram to prevent metastable condition.

OR

Q.4 (a) Write verilog code to implement following arithmetic (addition) operation. 10

 $Y \mathrel{<=} A + B \hspace{0.2cm} \text{if $S1=0$ and $S0=0$}$

 $Y \le B + C$ if S1=0 and S0=0

 $Y \le A + C$ if S1=1 and S0=X

Draw implementation diagram of the above with and without resource sharing option in synthesis tool. What is the advantage and limitation of using

resource sharing in this implementation?

- (b) Draw implementation and timing diagram of the simulation of x^3 04 implemented using iterative scheme.
- Q.5 (a) With the help of necessary diagrams explain principles of CORDIC 07 algorithm. Write verilog code of the same.
 - (b) When should we use if...else statement and case statement in implementation 07 of priority encoder implementation? Justify their advantages and limitations with appropriate example.

OR

- Q.5 (a) With the help of figures explain different methods to optimize floor planning. 07
 - (b) With the help of verilog code and implementation diagram explain simple 07 FSM and safe mode operated FSM.
