Seat No.: _____

Enrolment No._____

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER – II • EXAMINATION – SUMMER • 2014

Sub Sub Tim	ject ject 1e: 02	code: 1722606 Date: 01-07-2014 Name: Algorithms for VLSI Physical Design Automation 2:30 pm - 05:00 pm Total Marks: 70	
Insti	ructio 1. 2. 3.	ns: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a) (b)	 Discuss Programmable Logic Arrays. Do as Directed: Compare Kernighan-Lin algorithm and Fiduccia-Mattheyses algorithm. Discuss variations of Kernighan-Lin Algorithm 	07 07
Q.2	(a)	Consider the netlist given below: $\begin{array}{cccccccccccccccccccccccccccccccccccc$	07
	(b)	Explain Lee algorithm with Filling and Retrace. Briefly discuss its limitation.	07
	(b)	Explain the following: (1) Steiner tree (2) Rentøs Rule (3) Artificial Neural network (4) Sea of Gates (5) HVH model for channel routing (6) Escape line in Hightowerøs Algorithm (7) Behavioural level layout generation	07
Q.3	(a) (b)	Discuss simulated annealing algorithm for placement. Discuss Graph representations of floorplan in detail.	07 07
Q.3	(a) (b)	Discuss Global routing by maze running. Explain Headlock algorithm for grid routing	07 07
Q.4	(a) (b)	Compare Unconstrained left edge algorithm and constrained left edge algorithm in detail. Explain any one algorithm proposed by Yoshimura and Kuh.	07 07
Q.4 Q.4	(a) (b)	OR Describe any three methods to estimate wirelength. Explain conversion algorithm for Global routing.	07 07
Q.5	(a) (b)	Discuss Cluster growth algorithm for Floorplanning in brief. Briefly explain: 1. PLA personality 2. PLA Folding	07 07
0.5	(8)	UK What is the problem with constrained left-edge algorithm? Discuss Dogleg algorithm	07
~ ••	(b)	Explain genetic algorithm for placement.	07
