GUJARAT TECHNOLOGICAL UNIVERSITY

M. E SEMESTER – II • EXAMINATION – SUMMER • 2014			
Subject code: 1724205 Date: 23-06-2014			
Subject Name: Analog and Mixed Signal VLSI Design			
Time: 02:30 pm - 05:00 pm Total Marks: 70			
Instructions: 1. Attempt all questions.			
		Make suitable assumptions wherever necessary.	
	3.	Figures to the right indicate full marks.	
Q.1	(a)	Explain basic of MOS model in Details.	07
	(b)	What is Analog and Mixed Signal VLSI, Give some examples of it mixed signal Design.	07
Q.2	(a)	Explain MOSFET-Only Voltage Divider.	07
	(b)	of Active pMOS load inverter	07
	(b)	OR What are the main Analog issues in CMOS Technology?	07
0.1			
Q.3	(a) (b)	Explain Diode Reference Self Biasing. Discuss layout techniques for improving matching of the device used as	07 07
	(0)	current mirror.	07
		OR	~-
Q.3	(a) (b)		07 07
0.4		*	
Q.4	(a)	Draw small signal equivalent of a case code amplifier and derive small signal gain and Rout formula for the circuit.	07
	(b)	e e e e e e e e e e e e e e e e e e e	07
		õPhase detectorö in a DPLL?	
Q.4	(a)	OR Draw the block diagram of Random Access Memory. Also discuss DRAM	07
2 .1	(4)	and SRAM memory cell.	07
	(b)		07
		important in analog design? Discuss concept of device folding used for layout in Analog Design.	
05	(-)		07
Q.5	(a)	In 3bit DAC if $Vref = 2V$, then find the value of LSB, MSB and respective analog values for input digital values.	07
	(b)		07
o -		OR D.C. D.H. I. C. IC. I. CADO	o -
Q.5	(a)	Define Following Specification of ADC (i)Missing Codes (ii) Offset and Gain Errors (iii) INL (iv) DNL (v) SNR	07
	(b)		07
