Sea	t No.:	Enrolment No	_
GUJARAT TECHNOLOGICAL UNIVERSITY M. E SEMESTER - II • EXAMINATION - SUMMER • 2014			
Subject code: 2725203 Date: 20-06-20			
Tir	•	Name: Digital VLSI Design-II Backend 2:30 pm - 05:00 pm Total Marks: 70 ons:	
	2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a)	Draw the VLSI design flow with indicating verification at different stages of the design flow	07
	(b)	Discuss methodology of Physical Cycle Design.	07
Q.2	(a)	Write the floor planning goals and objectives. What is logic partitioning and physical Partitioning? What are partitioning algorithm.	07
	(b)	Discuss Clock Tree Synthesis (CTS) and its goals. OR	07
	(b)	Explain the timing driven and congestion driven placement.	07
Q.3	(a)	What are the Goals and objectives of routing? Classify the routing Categories. Discuss the different area routing procedure with suitable examples	07
	(b)	Discuss Interconnect Delay Models	07
Q.3	(a) (b)	OR Discuss Global Route for congestion map. Discuss PNA(Power Network Analysis)	07 07
Q.4	(a)	What are goals and objectives of placement? What are the placement algorithms?	07
	(b)	Discuss Grid Based Routing System.	07
Q.4	(a)	What do you mean by physical verification? Discuss several physical verification steps.	07
	(b)	What do you mean by Design Rules Check (DRC)? Discuss different design rules with examples?	07
Q.5	(a)	Discuss Crosstalk óInduced Delay Discuss Effects of tree synthesis	07 07
	(b)	OR	U/
Q.5	(a) (b)	Discuss Crosstalk óInduced Noise Discuss PNS(Power Network Synthesis)	07 07
