Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – I • EXAMINATION – SUMMER • 2014

Subject code: 714103N Subject Name: Digital Signal Processor Architecture Time: 02:30 pm - 05:00 pm Date: 19-06-2014

Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- Q.1 (a) Explain the role of anti-aliasing filter and reconstruction filter in the design of a 07 DSP system.
 - (b) What is the difference between normal shifter and barrel shifter? Explain 4-bit 07 shift right barrel shifter using necessary diagram.
- Q.2 (a) List various special addressing modes found in P-DSPs and briefly explain any 07 two of them.
 - (b) We want to implement the linear convolution of entire 10,000-point sequence 07 with 100 points long FIR impulse response. The convolution is to be implemented by using DFTs and inverse DFTs of length 256. If the overlap-add method is used, what is the minimum number of DFTs and IDFTs needed for this task? Justify your answer.

OR

- (b) Explain overlap-add method of block convolution using DFT.
- 07
- Q.3 (a) Consider a non-pipelined machine with six execution stages of lengths 50 ns, 07 50 ns, 60 ns, 60 ns, 50 ns, 50 ns. Find the instruction latency and time required to execute 100 instructions. Suppose we introduce pipelining on this machine. Assume that when introducing pipelining, the clock skew adds 5 ns of overhead to each execution stage. Find the instruction latency and time required to execute 100 instructions after pipelining. Also find the speedup obtained from pipeline for execution of 100 instructions.
- Explain how a higher throughput is obtained using the VLIW architecture. **(b)** 07 OR Q.3 Explain the operation of TDM serial ports in P-DSPs. **(a)** 07 Explain stream processing and block processing methods of real-time **(b)** 07 computation. **(a) Q.4** Explain internal architecture of TMS320C5X using block diargram. 07 Explain SACB, SACL and SACH instructions of TMS320C5X. **(b)** 07 OR List and explain four phases of TMS320C5X pipeline. **Q.4 (a)** 07 Explain LST and SST instructions of TMS320C5X. 07 **(b)** Explain address generation options present in linear addressing mode of +C6X. 0.5 **(a)** 07 List the features of McBSP. 07 **(b)** OR What is register file cross path? Explain register file cross path of 0.5 07 **(a)** TMS320C6X. Explain MVKL and MVKH instructions of TMS320C6X. 07 **(b)**
