GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER - III • EXAMINATION - SUMMER • 2014 Subject code: 732902 Date: 05-06-2014 Subject Name: VLSI Circuits and Design Time: 02:30 pm - 05:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Do as directed: (7 x 02 Marks each) **Q.1** 14 1. What do you mean by hierarchal abstraction? 2. Justify statements.ö PMOS is usually constructed on p type substrate.ö 3. Define the following: Observability and Failure in Time. 4. Draw the flow diagram of typical VLSI design flow. 5. What do you mean by hot electron effect? 6. Draw small signal model of nMOS diode. 7. Enlist disadvantages of BiCMOS. **Q.2** State criteria in designing semiconductor memories. Discuss DRAM in detail. 07 **(a)** Explain the following process for VLSI fabrication with sketches: 07 **(b)** (i) Oxidation (ii) Photo-lithography. OR What do you mean by DFT (design for testability)? Discuss different DFT **(b)** 07 methodologies. Q.3 **(a)** Derive an equation for saturated drain current considering channel length 07 modulation for MOS transistor. **(b)** What do you meant by MOSFET scaling? Discuss constant-field scaling and 07 constant voltage scaling? OR Q.3 Define threshold voltage of a MOSFET. Also derive an equation of threshold **(a)** 07 voltage of a MOSFET. Discuss short channel effects in detail. **(b)** 07 0.4 **(a)** Discuss transfer of logic 1 through an nMOS transistor. 07 Design a (i) CMOS NOT Gate and (ii) Two ó input NAND gate. **(b)** 07 OR **Q.4** Along with frequency response, discuss the CMOS amplifier 07 **(a)** Realize the optimized CMOS logic circuit for (i) a half-adder circuit 07 **(b)** and (ii) a tri-state buffer. **Q.5** Implement a two ó input NOR logic using BiCMOS. 07 **(a)** Write short note on :ASIC **(b)** 07 OR 0.5 Compare FPGA and CPLD for various aspects. 07 **(a)** Design a BiCMOS inverter logic circuit. State its advantages. 07 **(b)**
