## GUJARAT TECHNOLOGICAL UNIVERSITY ME - SEMESTER-IV • EXAMINATION- SUMMER • 2014

	Subj	ect Code: 740301 Date: 04-06-2014	
	Subj	ect Name: Advanced VLSI Design	
	Tim	e: 02:30 pm - 05:00 pm Total Marks: 70	
	Instru	ictions:	
		<ol> <li>Attempt all questions.</li> <li>Make suitable assumptions wherever necessary.</li> </ol>	
		3. Figures to the right indicate full marks.	
Q.1	(a)	Explain how critical paths can be minimized by reorder paths.	07
	<b>(b)</b>	Explain the impact of resource sharing on area.	07
Q.2	(a)	Explain software/hardware codesign in brief.	07
	(b)	Explain double flopping method for minimizing the probability of metastability. OR	07
	(b)	Explain the problems with fully Asynchronous Resets.	07
Q.3	(a)	Explain clock skew and how it can be managed in power architecting.	07
	(b)	How internally generated resets cause static hazard? Explain with its remedy. OR	07
Q.3		Explain trade-offs between priority and parallel structures in creating efficient decision tree.	14
Q.4	(a)	Explain inferred latches in FPGA designs.	07
	(b)	Explain the effect of reset on register balancing. OR	07
Q.4	(a)	Explain Asynchronous Assertion, Synchronous deassertion technique for reset pin	07
	(b)	Explain High-throughput architectures in Architecting speed.	07
Q.5		Explain in detail speed versus area in Synthesis optimization.	14
Q.5	(a)	OR How power can be minimized using input control?	07
<b>Q</b> .3	(a) (b)	Define Metastability and describe Metastability caused by timing violation.	07
			01

\*\*\*\*\*\*