rolment No.
ı

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER - IV • EXAMINATION - SUMMER • 2014 Subject code: 742601 Date: 04-06-2014 **Subject Name: VLSI Test Principles and Architectures** Time: 02:30 pm - 05:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Q.1 Draw and explain scan design flow. 07 With the help of example explain transistor faults. 07 07 Q.2Draw Clocked scan cell design and explain its operation with help of waveforms. Explain transient power supply current testing method used for digital circuit testing, 07 Discuss SCOAP based testability analysis and determine SCOAP combinational 07 measures for 3 input OR gate. Q.3 Discuss the two pass event driven simulation. Explain in detail. 07 (a) Define Logic Element Evaluation. Explain the difference type of Logic Element 07 Evaluation technique. OR 0.3 Discuss the different type of delay used in timing models 07 (a) Discuss the deductive fault simulation. (b) 07 0.4 (a) Explain Bridging fault ATPG with necessary fault models. 07 Explain: D frontier and J-frontier with the help of example. 07 OR **Q.4** Define following: 1. Level of confidence 2. Test quality 3. Exhaustive testing 07 Delay defect 5. False path 6.Error 7.Fault coverage How Genetic algorithm is used for ATPG? Explain in details. 07 Q.5 (a) Discuss the Cellular Automata technique for Pseudo-Random Testing. 07 (b) Explain linear feedback shift register in detail. 07

What is the importance of Test Point Insertion approach? Explain with Example.

(a) How would you enhance the fault coverage? Write down three approaches for that.

Q.5

OR

07

07