GUJARAT TECHNOLOGICAL UNIVERSITY ME - SEMESTER- II (Old course)• REMEDIAL EXAMINATION – SUMMER 2015			
Subject Code: 1710412 Date:18/05/20			15
Subject Name: Digital VLSI Design Time: 02:30 pm to 5:00 pm Tota Instructions:		02:30 pm to 5:00 pm Total Marks: 70	
 Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. 			
Q.1	(a)	What do you mean by MOSFET Scaling? Compare Constant Field & Constant Voltage scaling in detail.	07
	(b)	Draw & Explain VTC of CMOS Inverter and discuss noise margin & noise immunity in detail.	07
Q.2	(a) (b)	Write short note on Layout Design Rules. Draw diagram of depletion load inverter and derive equation for noise margin. OR	07 07
	(b)	For CMOS Inverter derive expression of High-to-Low Propagation delay.	07
Q.3	(a) (b)	Explain CMOS Transmission gates with its usefulness in detail. Explain the need for LOCOS Process, principle of LOCOS and LOCOS process with necessary diagram.	07 07
		OR	~ -
Q.3	(a) (b)	Discuss basic principles of pass transistor circuits. Explain three stage CMOS Ring Oscillator Circuit in detail.	07 07
Q.4	(a) (b)	Write short note on oxide related MOSFET Capacitances. Draw the circuit diagram & stick diagram of 2 input CMOS NOR Gate. OR	07 07
Q.4	(a) (b)	Explain NAND Gate using CMOS, Pass and CPL Logic. Draw the circuit diagram & stick diagram of 3 input CMOS NAND Gate.	07 07
Q.5	(a) (b)	Draw and explain CMOS SR Latch Circuit. Discuss short channel effect in MOSFET with diagram. OR	07 07
Q.5	(a)	Explain Gradual Channel Approximation and derive the equation for drain	07
	(b)	current in linear region mode and saturation mode. Write short note on domino logic circuit.	07
