GUJARAT TECHNOLOGICAL UNIVERSITY ME - SEMESTER-II EXAMINATION – SUMMER 2015

Subject Code: 2720511 Date: 05/06/2015 Subject Name: CMOS CIRCUIT DESIGN - I			
	Fime: 02:30 PM to 05:00 PMTotal Marks: 70Instructions:Total Marks: 70		
	2. F 3. N	Attempt all questions. Figures to the right indicate full marks. Make suitable assumptions wherever necessary and mention it clearly in your olution.	
Q.1	(a) (b)	Describe the MOS small signal model. Explain I/V characteristic of MOS.	07 07
Q.2	(a) (b)	Explain input output characteristic of CS configuration. Explain difference between single ended and differential operation. OR	07 07
	(b)	Explain cascode current mirrors.	07
Q.3	(a) (b)	What aspects of the performance of an amplifier are important? Explain common source stage with diode connected load. OR	07 07
Q.3	(a) (b)	Explain Gilbert cell. Describe and analyze the CMOS inverter.	07 07
Q.4	(a) (b)	Explain in short (i) Threshold voltage (ii) Noise margin. (iii) Circuit design levels. Explain basic differential pair and analysis.	07 07
	(0)	OR	07
Q.4	(a) (b)	Describe the two stage op-amp and define slew rate & common mode feedback. Explain cascode current mirrors circuit.	07 07
Q.5	(a) (b)	Explain 3 ó stage ring oscillator. Explain differential pair with MOS load. OR	07 07
Q.5	(a) (b)	Describe the frequency response of source followers. Explain compensation of two stage op amp and also explain other compensation techniques.	07 07
