## **GUJARAT TECHNOLOGICAL UNIVERSITY** ME - SEMESTER-II EXAMINATION – SUMMER 2015

Subject Code: 2724209Date: 30/0Subject Name: VLSI Signal Processing			5/2015	
Time: 02:30 PM to 05:00 PM Total Mark			: 70	
<ul> <li>Instructions:</li> <li>1. Attempt all questions.</li> <li>2. Make suitable assumptions wherever necessary.</li> <li>3. Figures to the right indicate full marks.</li> </ul>				
Q.1		Define Following.2. Iteration Period3. Loop Bound1. Iteration2. Iteration Period3. Loop Bound4. Critical Loop5. Acyclic Precedence Graph6. Cutset7. Feed Forward Cutset6. Cutset6. Cutset	07	
	(b)	Which are the DSP Algorithms used for implementation of DSP Systems? Discuss its applications.	07	
Q.2	(a) (b)	What is Fine-Grain Pipelining? How it is used in FIR Filters? Discuss the Properties of Retiming. <b>OR</b>	07 07	
	(b)	Explain Bit Level Parallel Processing in brief.	07	
Q.3	(a) (b)	Briefly explain the algorithm of unfolding. Compare Pipelining & Parallel Processing for VSP.	07 07	
Q.3	(a)	<b>OR</b> Which are the Power Reduction Techniques? Discuss its role in DSP Systems.	07	
	(b)	What is the role of scaling in VLSI Signal Processing? Briefly explain it.	07	
Q.4	<b>(a)</b>	Explain Fast convolution.	07	
	<b>(b)</b>	Explain Multirate Systems using example.	07	
Q.4	(a)	<b>OR</b> Discuss Systolic Design Methodology. Compare it with other Methodology.	07	
	(b)	Draw Transposed SFG & Data Broadcast Structure of 3 Tap FIR Filter.	07	
Q.5	<b>(a)</b>	Write a note on Wave Pipelining.	07	
	(b)	Discuss Redundant Number Representation.	07	
OR				
Q.5	<b>(a)</b>	Write a note on DSP Processors.	07	
	(b)	Briefly explain how Distributed Arithmetic Architectures can be used in VLSI Signal Processing?	07	

\*\*\*\*\*