Seat No.:	Enrolment No.

Subject Code: 710403

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER- I (OLD course) • EXAMINATION - SUMMER 2015

Date:13/05/2015

Ti	me: tructio	t Name: ASIC Design 10:30 am to 1:00 pm Total Marks: 70 ons: Attempt all questions.)
	2.	Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	1 2 3 4 5 6 7	Do as directed. (Two marks each) Explain the importance of Regularity for chip design. Discuss physical data type with examples as used in VHDL. What is the difference between STD_LOGIC and STD_ULOGIC? Explain variable in VHDL. State importance of configuration. Explain positional association and named association in the port map clause. Write entity declaration for 1x4 de-multiplexer.	14
Q.2	(a) (b)	Draw state diagram and write VHDL code for õ10ö sequence detector using both moore and mealy FSM. With flow diagram explain ASIC design methodology.	07 07
	(b)	OR Give comparison between CPLD and FPGA with diagram.	07
Q.3	(a)	Write down the VHDL code for 4x1 multiplexer using when else construct. Using same draw diagram and write VHDL code to implement 16x1 multiplexer using structural modeling.	07
	(b)	Write VHDL code for an 8-bit Switch tail counter. It is an 8-bit shift register, where the bit 0 is inverted and fed to the D input of the bit 7. When initialized with 00000000, the sequence is 10000000, 11000000, 111000001 00000011, 00000001.	07
Q.3	(a) (b)	Write VHDL code for 2x4 decoder using process. Using 2x4 decoder draw and write VHDL code to implement 3x8 decoder using structural modeling. Write VHDL code for 4 bit shift right register using generate statement.	07 07
Q.4	(a)	Draw programmable logic array (PLA) and explain implementation of 1 bit full adder using same.	07
	(b)	Explain test bench with appropriate example.	07
Q.4	(a)	Realize the following functions using PAL. F1= m (3,4,5,6,7,10,13,15) F2= m (2,4,6,8,10,14,15) F3= m (5,7,13,15)	07
	(b)	Discuss fuse, antifuse and SRAM programming methods of FPGA.	07
Q.5	(a) (b)	Write short note on Various Loops in VHDL Write a short note on package and library.	07 07
	(0)	OR	U /
Q.5	(a)	Discuss following with appropriate examples. (i) Wait statements (ii) Exit statement (iii) Next statement	06
	(b)	Explain inertial delay and transport delay with appropriate example. Discuss the predefined operators in VHDL.	04 04