Subject Code: 730303

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER- III • EXAMINATION - SUMMER 2015

Date:02/05/2015

Subject Name: VLSI Design		1013	
Time: 2:30 pm to 5:00 pm Instructions: Total Marks:			70
		Attempt all questions. Make suitable assumptions wherever necessary.	
Q.1	(a) (b)	Explain the typical design flow of Verilog HDL. Write a program to implement full adder using two half adders.	07 07
Q.2	(a) (b)	Explain features of Spartan3e FPGA family in brief. Explain the use of casex, casez in verilog with example. OR	07 07
	(b)	Write a Verilog code for 4-bit comparator.	07
Q.3	(a) (b)	Design and write Verilog HDL code for Negative Edge Triggered D flip-flop. Write Verilog code for 1x8 demultiplexer.	07 07
Q.3	(a) (b)	OR Write a verilog code for 3-to-8 decoder with enable input. Write a program to implement 4-bit ripple carry counter.	07 07
Q.4	(a) (b)	What is race condition in verilog? How it can be eliminated? List out the different types of operator and explain any three in details with example. OR	07 07
Q.4	(a) (b)	Write a verilog program for 8x1 Multiplexer using case statement. Consider Mealy Finite State Machine (FSM), with one input X and one output Z. The FSM asserts its output Z when it recognize the "111" input bit sequence. Implement the state diagram for above and write verilog code for it.	07 07
Q.5	(a)	With the help of T-flip flop design a modulo 8 counter. Show all design steps. Write verilog program of the same using structural model style. Also write verilog program of all components and draw the necessary diagram. OR	14
Q.5	(a) (b) (c)	Explain methodology of digital design along with neat sketch. Explain port connection rules in terms of module. Compare between 1.FPGA & CPLD 2. PLA & PLD	03 04 07
