Seat No.: ___ Enrolment No. **GUJARAT TECHNOLOGICAL UNIVERSITY** M.E -IIst SEMESTER-EXAMINATION - JULY- 2012 Subject code: 1710412 Date: 12/07/2012 Subject Name: Digital VLSI Design Time: 10:30 am – 13:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. 0.1 Answer the following questions (Two marks each) 14 (a) Draw 2x1 MUX using transmission gate. (b) Define work function for electron. (c) Explain crosstalk. (d) State importance of Euler path. (e) Let resistance and capacitance of transistor are R and C respectively. If width of transistor increase by factor k identify new value of resistance and capacitance in terms of R and C. (f) What do you mean by feature size and design rules? (g) Compare size, power dissipation and speed of SRAM and DRAM cell. Q.2 (a) Draw and explain voltage transfer characteristic of CMOS inverter and discuss noise 07 immunity and noise margin. (b) Discuss device isolation technique which is used during fabrication. 07 OR (b) Explain types of photoresists and their usage in lithography process with appropriate 07 diagram. Q.3 What do you mean by MOSFET Scaling? Explain Constant-field Scaling and Constant-07 (a) voltage Scaling in detail. (b) Derive the equation for threshold voltage for a poly-silicon gate n-channel MOS transistor. 07 OR (a) Derive the equation of Drain current I_D for an n-channel MOSFET operating in a linear 07 **Q.3** region. (b) Sketch 2 input NAND gate with transistor widths chosen to achieve effective rise and fall 07 resistance equal to a unit inverter. Compute the rising and falling propagation delays in terms of R and C of the NAND gate driving h identical NAND gates using the Elmore delay model. If $C = 2fF/\mu m$ and $R = 2.5K\Omega \cdot \mu m$ in a 180nm process, what is the delay of fanout-of-4 NAND gate? (a) Sketch transistor level schematic for a single stage CMOS logic gate for Boolean expression 07 0.4 shown below and draw RC delay model. $Y = \overline{(A + B) C}$ (b) Consider 5mm long, 0.32µm wide metal2 wire in 180nm process. The sheet resistance is 07 $0.05\Omega/\Box$ and the capacitance is $0.2 \text{fF}/\mu m$. Estimate resistance and capacitance of the wire and construct a 3-segment π -model for the wire. A 4x unit-sized inverter drives a 2x inverter at the end of the 4mm wire. The gate capacitance is $C = 5 fF/\mu m$ and the effective resistance is $R = 1.5K\Omega \cdot \mu m$ for nMOS transistors. Neglect diffusion capacitance. Estimate the propagation delay using Elmore delay model. OR (a) For CMOS inverter, derive expression for propagation delay. Q.4 07 Discuss basic principles of pass transistor circuits. **Q.4 (b)** 07 (a) Compare static and dynamic NAND gate with appropriate diagram. 07 **Q.5** (b) Draw the circuit diagram and stick diagram of 2-input CMOS NOR gate. 07 OR Q.5 Draw and explain CMOS SR latch circuit based on NOR2 gates. 07 **(a)** (b) Compare and contrast static, dynamic and domino logic circuits. 07
