Seat No.:		Enrolment No		
		GUJARAT TECHNOLOGICAL UNIVERSITY		
Subject (oodo.	M.E –II st SEMESTER–EXAMINATION – JULY- 2012 1724201 Date: 06/07/2012		
•		e: Power Efficient VLSI Design	1	
•			Total Marks: 70	
Instruct		-		
2. Ma	ıke su	all questions. itable assumptions wherever necessary. to the right indicate full marks.		
Q.1	(a)	Compare SPICE simulation v/s Statistical based power estimation techniques.	07	
	(b)	Discuss the significance of N-well process in low power design.	07	
Q.2	(a)	The Chip Size of a CPU is 15mm x 25mm with clock frequency of 300MHz operating at 3.3V. The length of the clock routing is estimated to be twice the circumference of the chip. Assume that the clock signal is routed on a metal layer with width of 1.2 μ m and the parasitic capacitance of the metal layer is $1 f F / \mu m^2$. What is the power dissipation of the clock signal?	07	
	(b)	Explain the significance of low power in VLSI design. Discuss the sources of power dissipation responsible for the failure. OR	07	
	(b)	Explain Twin Tub Process? Why high concentration of n-well is required?	07	
Q.3	(a)	Explain use of proper isolation scheme to reduce parasitic in low power VLSI.	07	
	(b)	Discuss Power and Performance Management. OR	07	
Q.3	(a)	Discuss different types of clock driving scheme with reference to their merits and demerits.	07	
	(b)	Discuss Transition Density Signal Model.	07	
Q.4	(a) (b)	Discuss the significance of Power Delay Product. What is glitch? Explain various methods for glitch reduction in brief.	07 07	

Q.5 (a) Compare Single Driver v/s Distributed Buffer scheme.
 (b) Explain in detail different clock distribution network.
 Q.5 (a) Discuss SRB Techniques for static power reduction.
 Q.7

Q.4

(a)

power design?

distribution network.

What is the significance of parallel and pipelining Architectures for low 07

Discuss the effect of process variation in the performance of clock 07

Discuss Multi –V_T Technique.

07