Seat No.: _		Enrolment No		
		RSITY 2012		
Subject code: 1724202 D			Date: 09/07/2012	
Subject Name: Testing & Verification of VLSI Design Time: 10:30 am – 13:00 pm Instructions:			Total Marks: 70	
1. 2.	Atte Mal	ons:  empt all questions.  ke suitable assumptions wherever necessary.  ures to the right indicate full marks.		
Q.1	(a)	Explain Different Functional Verification Approaches in Detail	il. <b>07</b>	
	<b>(b)</b>	What is the Role of Testing in VLSI Circuit Design explain detail.	in <b>07</b>	
Q.2	(a)	List down the Different Types of Testing. Explain Each in Det	ail <b>07</b>	
	<b>(b)</b>	Why Test Data Analysis in Necessary.	07	
		OR		
	<b>(b)</b>	Explain the Test Architecture for SOC.	07	
Q.3	(a)	Explain Production with reference to test economics.	07	
	<b>(b)</b>	Explain The Defect Level as a Quality Measure.	07	
		OR		
Q.3	(a)	Explain Different Scan Design Rules.	07	
	<b>(b)</b>	Explain BITS Pattern Generation.	07	
Q.4	(a)	Explain Functional Versus Structural Testing.	07	
	<b>(b)</b>	Explain the Signal Stuck at Fault.	07	
		OR		
Q.4	(a)	Explain Slow-Clock Combinational test.	07	
	<b>(b)</b>	Explain $I_{DQQ}$ Test Vector Selection form Stuck-Fault Vector Selection	ets. <b>07</b>	
Q.5	(a)	List the Different Types of Simulators Available for Verification Explain Each in Brief.	on. <b>07</b>	
	<b>(b)</b>	What are the Different Verification Strategies? Explain in Det	ail. <b>07</b>	
		OR		

\*\*\*\*\*

**Q.5** (a) Explain different Analog and Mixed Signal Testing Methods.

(b) What are the different ad-hoc methods for DFT.

1

**07** 

**07**