Seat No.: Enrolment No GUJARAT TECHNOLOGICAL UNIVERSITY M.E –II <sup>st</sup> SEMESTER–EXAMINATION – JULY- 2012			RSITY
			Date: 14/07/2012
r i i i i i i i i i i i i i i i i i i i			Total Marks: 70
Instructions:			
<ol> <li>Attempt all questions.</li> <li>Make suitable assumptions wherever necessary.</li> <li>Figures to the right indicate full marks.</li> </ol>			
Q.1	(a)	Define Following.2. Modeling1. Hardware Software Co-Design2. Modeling3. Validation4. Partitioning5. Scheduling6. Synthesis7. Allocation	07
	<b>(b</b> )	Explain Co-Design framework and its steps in details.	07
Q.2	(a)	List the characteristics of a good model.	07
-	<b>(b</b> )	Describe very clearly the two types of state oriented model. OR	07
	<b>(b</b> )	Write a short note on 'Petri nets"	07
Q.3	(a)	Explain the difference between state charts and spec charts briefly discuss both.	s. Also 07
	(b)	Give list of various partitioning issues and explain each them.	one of <b>07</b>
• •		OR INFERIOR	~-
Q.3	(a) (b)	Compare VHDL and VERILOG as a specification language. Compare 'Structural' Vs 'Functional' Partitioning.	07 07
04	(a)	Write a note on Hardware C.	07
Q. <b>-</b>	(a) (b)	Discuss Instruction Set Architectures. OR	07
Q.4	(a)	Discuss Instruction Set Processors.	07
Q.4	(b)	Explain the level of abstraction with reference to HSCD.	07
Q.5	(a)	Explain RISC and CISC & compare it.	07
-	<b>(b</b> )	Where does the structure oriented model is required? Wha specialty?	t is its 07
0.5		OR	<b></b>
Q.5	(a) (b)	Explain Vector Machine and VLIW architecture.	07
	(b)	Explain 'capture & simulate' and 'design & synthesis' very with their advantage and disadvantage.	clearly 07

\*\*\*\*\*