Seat N	No.: _		Enrolment No	Enrolment No		
		GU	UJARAT TECHNOLOGICAL UNIVERSITY M.E –I st SEMESTER–EXAMINATION – JULY- 2012			
Subj	ect o	code:		Date: 09/07/2012		
Subj	ect l	Name	: ASIC Design	Total Marks: 70		
		_	n – 05:00 pm Total Marks:			
1. 2.	Att Ma	ke sui	all questions. table assumptions wherever necessary. the right indicate full marks.			
Q.1	(a)	Give	answer of following questions.	07		
		(i) (ii)	List the major capabilities of VHDL along with the features that differentiate it from other hardware description languages. Explain VHDL terms: Configuration, Package, Generic and Process.			
	(b)	Write	True or False. If statement is true justify it and if false correct it.	07		
		(i) (ii) (iii) (iv) (v) (vi) (vii)	The order of execution of concurrent VHDL statements cannot be predicted. The statement a<=b after 5 ns; is synthesized as a delay line of 5 ns. One entity may be assigned to many architecture bodies. We cannot mix structural and data flow description in the same architecture unit. Structural style is closer to human thinking than behavioral style. Every signal in a sensitivity list of a statement must change to fire the statement. RTL style describes combinational logic.			
Q.2	2 (a) Give answer of following questions.					
		(i) (ii)	Compare Inertial and Transport delay with suitable examples and explain Inertial Delay Model. What is Delta-delay? What is its effect in VHDL?			
	ass VLSI design methodology. Distinguish between top - down and m - up design methodologies for digital design.	07				
			OR			

(b) Explain the ASIC Design flow in brief. Also explain Full custom and Semi 07 custom mask layout.

Q.3 (a) Give answer of following questions.

07

(i) Which of the followings are VHDL basic identifiers? Which are reserved words?

last_item prev item value 1 buffer element# _control 93_999 entry_

(ii) Differentiate between concurrent and sequential signal assignment statement. State concurrent assignment problem.

	(b)	Write VHDL code using behavioral modeling along with test bench for a positive edge-triggered D flip-flop entity. The description should be based on a procedure declared in a package. The procedure has the following signals:						
		Signal	Mode	Type				
		d clk q	IN IN OUT	std logic std logic std logic				
		OR						
Q.3	(a)							
	(b)	std_logic data type. Design an N-bit parity generator using an XOR gate in a generate statement. Value of N should be passed as a generic parameter with a default value of 8. Use structural modeling style.						
Q.4	(a) (b)							
			OR					
Q.4	(a)	 Give answer of following questions. (i) Write a VHDL code to generate clock with ON period of 15 ns and OFF period of 25 ns. (ii) Define function overloading & operator overloading. 						
	(b)	Write VHDL code for 1K X 8 RAM with separate input and output buses.						
Q.5	(a)) Explain modeling of finite state machines. Also compare Moore star						
	(b)	machines and Mealy state machines. Write the code for an 8-bit Mobius counter. It is an 8-bit shift register where the bits 0 and 1 are XOR'ed and fed to the left serial input at the bit 7. The reset signal should initialize the counter to any state other than "0000". Verify that counter cycles through 15 states and then returns to the initial state. Create a test bench which directly instantiates this counter and generate clock and reset signals.						
	OR							
Q.5	(a)	Discuss Programmable Logic Dev FPGA.	rices (PLDs). Also con	npare CPLD and	07			
	(b)	Give answer of following questions.						
		(i) How to write a test bench? Give typical test bench format.(ii) Discuss floor planning and placement.						
