GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER-1 (NEW) EXAMINATION – WINTER 2016

Subject Code: 2712602 Date:04/01/2017 Subject Name: CMOS CIRCUIT DESIGN-I Time: 2:30 pm to 5:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. (a) List complete classification of CMOS Op-Amps and explain Two Stage CMOS **Q.1** 07 Op-Amp in brief. (b) Derive voltage gain Av, output resistance Rout and 3-db Bandwidth equations 07 for Source follower. Draw 4x4 bit array multiplier for unsigned numbers and discuss it in brief. 07 0.2 **(a)** (b) Explain need of transistor matching in case of current mirror and discuss 07 different layout techniques. OR (b) Explain in brief an intuitive method of small signal analysis. 07 (a) Explain Miller Compensation for CMOS Op-Amp. 0.3 07 (b) Discuss in brief Sense Amplifier. 07 OR Derive I_{D(Sat)} and I_{D(Lin)} for n channel MOSFET. 07 0.3 (a) (b) Discuss in brief Mixed Signal VLSI issues in CMOS Technologies. 07 (a) Explain in detail Wilson Current Mirror. 07 **Q.4** (b) Discuss Linear Carry Select Adder for 4 bit as well as 16 bit. Also show critical 07 path in gray shad in 16 bit adder block diagram. OR (a) Discuss Cascode Current Mirrors. **O.4** 07 Define the following with respect to Differential Amplifier. **(b)** 07 (i) CMRR (ii) ICMR (iii) Output Offset Voltage (iv) PSRR (v) Differential Mode Voltage (vi) Common Mode Voltage (vii) Slew Rate. (a) Discuss Barrel shifter and logarithmic shifter in brief. Q.5 07 (b) Discuss Gilbert cell and voltage headroom. 07 OR Q.5 (a) Explain in brief second order effects. 07 (b) Explain in detail power consumption in CMOS Gates. Discuss Static & 07 Dynamic power dissipation in CMOS Circuits.
