## **GUJARAT TECHNOLOGICAL UNIVERSITY** ME – SEMESTER-1 (NEW) EXAMINATION – WINTER 2016

# Subject Code: 2712605 Subject Name: Physics of MOS Transistor Time: 2:30 pm to 5:00 pm

Date:05/01/2017

**Total Marks: 70** 

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- Q.1 (a) Identify the region (ON/OFF and linear/saturation) of operation for MOSFET 07 device for the cases given below:
  - a. N-channel MOSFET with  $V_T = 2 V$ ;  $V_G = 5 V$ ,  $V_B = 0 V$ ,  $V_D = 0 V$ , and  $V_S = 0 V$ .
  - b. N-channel MOSFET with  $V_T = 2 V$ ;  $V_G = 5 V$ ,  $V_B = 0 V$ ,  $V_D = 4 V$ , and  $V_S = 0 V$ .

Draw cross section of n-channel MOSFET and indicate inversion layer in each of the above two cases.

- (b) Draw I<sub>DS</sub> versus V<sub>GS</sub> characteristics on a liner as well as log scale for n-channel MOSFET for three different values of  $V_{BS}$  (i. e.  $V_{BS3} < V_{BS2} < V_{BS1} = 0$  V) for a  $V_{DS} = V_{DD}$ .
- Q.2 (a) Define various capacitances in MOS capacitor system and obtain exact 07 expressions for C'<sub>b</sub> and C'<sub>i</sub>.
  - (b) Derive approximate expressions for inversion charge and surface potential for 07 MOS capacitor operating in weak inversion region. Define parameter *n*.

#### OR

- (b) Draw p-type substrate two terminal MOS structure and its band diagram for 07 three different region of operation; 1. Flat-band, 2. Accumulation and 3. Depletion and inversion.
- Q.3 (a) Explain how the splitting of Fermi level takes place in three-terminal psubstrate MOS structure when  $V_{CB}$  is negatively increased from a level of 0. Draw necessary energy band diagram. Obtain expression for electron concentration at the surface for this p-type substrate three-terminal MOS structure.
  - (b) Derive accurate strong inversion model (basis of level 2 model in Berkeley 07 Spice Simulator) for four-terminal p-type substrate MOS structure.

#### OR

- Q.3 (a) Plot surface potential as a function of V<sub>CB</sub> for different values of V<sub>GB</sub>. Obtain 07 expressions for following important V<sub>CB</sub> values: V<sub>Q</sub>, V<sub>W</sub>, and V<sub>U</sub>.
  - (b) Derive the strong inversion drain current model which is the basis of "level 3" 07 model implemented in Berkely Spice simulator.
- **Q.4** (a) Define  $\alpha$  parameter used in simplified charge sheet model. Discuss the effect of  $\alpha$  parameter on the accuracy of simplified strong inversion model. 07
  - (b) Define drain-induced barrier lowering. Derive the expression for the drop in threshold voltage in short-channel MOSFET device compared to long-channel device for deep source/drain regions.

- Q.4 (a) Discuss following for MOSFET device: 1. Various scattering phenomena and their effect on mobility, and 2. Effect of increasing temperature on mobility and leakage current.
  - (b) Discuss the effect of using shallow-trench isolation technique on narrow 07 channel effect along with mathematical analysis. Briefly compare the above effect with that in case of using LOCOS technique.
- Q.5 (a) Discuss different components of source/drain resistance and derive expression 07 for I<sub>DS</sub> taking into account effects of source/drain resistance.
  - (b) What do you understand by non-quasi-static effect? Explain non-quasi-static 07 effect with a simple circuit of NMOS applied with a fixed drain voltage and a pulse excitation at the gate terminal.

### OR

- Q.5 (a) Show that due to velocity saturation effect, the drain current in short-channel 07 MOSFET does not follow square-law. Also justify that the required ratio of (W/L) of PMOS and NMOS devices is less than 2 for equal driving capability in short-channel devices.
  - (b) What are the different benchmark tests to evaluate MOSFET models? What **07** should be the behavior of  $I_D$ , Q, and capacitances model equations at  $V_{DS} = 0$  V? Draw the test setup to verify the same.

#### \*\*\*\*\*