## GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER-1 (NEW) EXAMINATION – WINTER 2016

Subject Code: 2715410 Date:06/01/2017 Subject Name: Advanced Digital Circuit Design Time: 2:30 pm to 5:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. **07** 0.1 (a) Explain in detail bocking and non blocking statement with example (b) What is the difference between Moore and Mealy finite state machines? Write 07 Verilog code for Traffic light controller. Write the Verilog Description for 4 x 1 multiplexer using Gate level modelling 07 **Q.2** (b) Briefly discuss the different ways of the timing control in Verilog. 07 OR (b) Explain in detail different variable data type in Verilog. 07 Write a verilog code for Mod 9 counter Q.3 07 (a) (b) Give the points of difference between tasks and function Explain with suitable 07 example. OR Q.3 (a) Write a verilog code for a ring counter. **07 (b)** Write the Verilog code to implement Digital clock 07 Write the Verilog code to implement ALU with given specification. 0.4 07 There are two data each of 4 bits and two bits control line If control is '00' must do addition,'01' substraction,'10' multiplication,'11' division Assume data is available parallel **(b)** Write a Verilog code to detect the sequence "0110" 07 **Q.4** (a) What is Multi Level Logic Minimization? Explain in detail Global 07 Optimization Technique (b) Explain with neat diagram IOB(Input Output Block) of FPGA 07 (a) What are the draw back of K-L Algorithm and how they are rectified in 07 Q.5 Extension of K-L Algorithm **(b)** Explain in detail Iterative-improvement algorithm for Partitioning **07** (a) Explain Timber wolf placement algorithms based on simulated annealing Q.5 07 **(b)** Discuss difference between modules and module instances. 07

\*\*\*\*\*