Seat No.:	Enrolment No.
-----------	---------------

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

ME – SEMESTER-1 (NEW) EXAMINATION – WINTER 2016

Date:07/01/2017

Subject Code: 3715204

Subj	ect 1	Name: Digital VLSI Design & Verification - I Frontend	
		30 pm to 5:00 pm Total Marks: 70	
Instru	1. 2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1	(a) (b)		07 07
Q.2	(a)	avoid?	07 07
		How do Synthesis tools treat the non-synthesizable IP cores?  OR	
	<b>(b</b> )	Draw the layout for the below Boolean equations a) Y=~(a+bc) b) Y=~(ab+cd)	07
Q.3	(a)	What are registered outputs? What is the impact of registered outputs on timing performance of the circuit?	07
	<b>(b</b> )	What is physical synthesis? In what way, physical synthesis gives better results?	07
Q.3	(a)	OR  Design full adder using 4 to 1 multiplexer and write the Verilog code for full adder.	07
	<b>(b</b> )	Write short note on soft cores, Firm cores and hard cores.	07
Q.4	(a)	What do you understand by noise margin? Draw the voltage transfer characteristic of an inverter and clearly show VIH, VIL, VOH, and VOL and write the equation for NMH and NML.	07
	<b>(b</b> )	Design a state machine to detect the sequence 11011 with overlapping and non-overlapping sequence.	07
Q.4	(a)	OR  Explain the design of FIFO with the help of block diagram, assume that you are using FIFO in between two clock domains of different frequency.	07
	<b>(b</b> )		07
Q.5	(a) (b)	Write short note on	07 07
		a)Full custom design b)standard cell based and gate array based design <b>OR</b>	
Q.5	(a) (b)	What is FSM? Design FSM to detect the sequence 1011.	07 07

\*\*\*\*\*