Seat No.: ___

Enrolment No.___

Date: 02/01/2013

Total Marks: 70

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER - II • EXAMINATION - WINTER 2012

Subject code: 1710412

Subject Name: Digital VLSI Design

Time: 02.30 pm – 05.00 pm

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- 0.1 (a) Compare energy band diagram for the components that make up the MOS 07 transistor. Draw and explain energy band diagram of the combined MOS system. 07
 - (b) Explain Design Hierarchy and Design Quality.
- Q.2 (a) Define τ_{PHL} and τ_{PLH} for CMOS inverter. Derive τ_{PHL} for CMOS 07 inverter. OR
 - (b) What is LOCOS technique? Why it is required? Explain LOCOS with neat 07 sketches.
 - (b) Write short note on MOSFET scaling.
- (a) Describe Accumulation, Depletion and Inversion process for the MOS Q.3 07 system under external bias. Also derive the equation for maximum depletion region depth at the onset of surface inversion.
 - (b) Explain typical fabrication process of MOSFET. 07

OR

- (a) Derive the equation of Drain current (I_D) for an N-channel MOSFET Q.3 07 operating in a linear region. Draw the necessary sketch.
 - (b) Write a detail note on Oxide related MOSFET Capacitances. 07
- (a) Draw resistive load nMOS inverter. Discuss its voltage transfer characteristic 07 **Q.4** with important points. Comment on power and area consideration of resistive load nMOS inverter.
 - (b) What is Euler path approach. Draw the optimized stick-diagram for the 07 following Boolean function (CMOS Logic), X = A(D+E) + BC. Explain the importance of Euler path approach.

OR

(a) Write short note on Dynamic CMOS circuit techniques. Q.4 07 (b) Write a short note on CMOS Transmission Gate. Explain its usefulness. 07 (a) Explain the charge sharing problem in DOMINO CMOS logic. How it can be Q.5 07 over come, suggest simple solution. (b) Explain D Flipflop with appropriate diagram and waveforms. Draw MOS 07

OR

(a) Explain the basic principle of pass transistor, using Logic "1" transfer 07 Q.5 event. How it is important in dynamic logic circuits.

transitor level schematic.

(b) Explain NAND Gate using CMOS, pass and CPL logic. 07 *******

07