# **GUJARAT TECHNOLOGICAL UNIVERSITY** M. E. - SEMESTER – I • EXAMINATION – WINTER 2012

# Subject code: 710302N Subject Name: Advance Microcontroller Time: 02.30 pm – 05.00 pm Instructions:

Total Marks: 70

Date: 09-01-2013

## 1. Attempt all questions.

- 2. Make suitable assumptions wherever necessary and mention it clearly.
- 3. Appropriate comment lines are must in your programs.
- 4. Figures to the right indicate full marks.
- 5. Some of the control/status registers and instruction set of PIC family is provided for your reference in annexure sheet.
- Q.1 (a) A parking space having two gates, one for entry and other for exit, has a maximum capacity of 50 cars. Design an embedded system using PIC18F452 microcontroller which counts the total number of cars present in parking space at a particular time and display it on 7 segment LEDs. Remember that a car can enter and leave from the parking space. Sensors are mounted in both gates. When parking space becomes full then it should give indication on LED by toggling it continuously. Write an assembly language program for the same. Make use of at least one interrupt in your program. Write your assumptions explicitly.

## (b) Answer the following in brief

04

- (1) Complement the data stored in data register 0x05 without using COMF instruction. Store the result in 0x0A.
- (2) What is the maximum delay obtained when timer 0 is running in 16-bit mode and the MCU clock frequency is 20MHz?
- Q.2 (a) Draw interfacing of three common cathode seven-segment LEDs to 07 PIC18F452 microcontroller using PORTA and PORTB. Write an assembly language program to display a three-digit BCD number "942" on these LEDs continuously.
  - (b) Add 10 BCD data bytes stored in data registers beginning from 0x100. Store 07 the result in data registers.

OR

- (b) A string of 10 characters is stored in internal RAM beginning from 0x200. If 07 the string is palindrome store 0xAA else store 0xFF in data memory 0x300.
- Q.3 (a) Given a packed BCD number in data register 0x50. Convert this number in 07 binary and store the result in data register 0x51.
  - (b) A data block of signed numbers is stored in memory location beginning from 07 0x500. Length of this block is stored in memory location 0x05. Separate out positive and negative numbers from this block and store them in memory locations beginning from 0x600 and 0x700 respectively.

### OR

- Q.3 (a) The 16-bit number 0xA237 is stored in memory location 0x10 (LSB) and 0x11 (MSB). Multiply this number by 0x3A that is stored in memory location 0x12. Store the product in data registers 0x100 (LSB) onwards.
  - (b) Explain interfacing and timing diagram of LCD with PIC microcontroller. 07

- Q.4 (a) Draw interfacing of 8 push-button keys (K0 to K7) to PORTB and 8 10 common cathode LEDs (LED0 to LED7) to PORTA of PIC18F452 microcontroller. Write an assembly language program that checks for a key closure, debounces multiple key contacts and displays the binary number corresponding to pressed key on LED port (e.g. if key K5 is pressed then display 0000 0101 on LED port).
  - (b) Write a macro named ADDUNSGN that adds two numbers passed as 04 arguments and stores the result in data memory location 0x09.

#### OR

- Q.4 (a) Interface DAC with PIC18F452 microcontroller. Generate a saw tooth 10 waveform using this DAC. How can we change the frequency of this waveform?
  - (b) Write a program to copy the value 0xA3 into RAM locations 0x230 and 04 0x530 using direct addressing mode only.
- Q.5 (a) Write a subroutine to set up timer 0 in the 16-bit mode with the internal clock 10 at 20 MHz to generate a 100 ms delay and provides multiples of 100 ms delay based on the count in data register 0x10. Select an appropriate prescaler and show your calculations of delay. Using this subroutine generate a square wave of 1 Hz.
  - (b) Explain block diagram of PIC18F452 ADC module in brief.

#### OR

- Q.5 (a) Write a program to generate a square wave of 2 KHz at pin RC2/CCP1 of the 10 PORTC using the interrupt method and Timer1, assuming a crystal frequency of 20 MHz.
  - (b) Explain about priority of interrupts in PIC18F452 microcontroller. 04

\*\*\*\*\*

04

# **ANNEXURE SHEET**

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
-	-	—	N	ov	Z	DC <sup>(1)</sup>	C <sup>(2)</sup>		
STATUS REGISTER									
R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
SPPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		
PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF		
PIR2: PERIPI	HERAL INTER	RUPT REQU	JEST (FLAG	) REGISTER	2				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SPPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
PIE1: PERIPH	IERAL INTER	RUPT ENAB	LE REGIST	ER 1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE		
IE2: PERIPH	IERAL INTER	RUPT ENAB	LE REGIST	ER 2					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
SPPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP		
PR1: PERIP	HERAL INTER	RUPT PRIO	RITY REGIS	TER 1					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP		
IPR2: PERIP	HERAL INTE	RRUPT PRIO	RITY REGIS	TER 2		•	•		
R/W-0	R/W-1 <sup>(1)</sup>	U-0	R/W-1	R-1	R-1	R/W-0 <sup>(2)</sup>	R/W-0		
IPEN	SBOREN	-	RI	то	PD	POR	BOR		
RCON: RESET CONTROL REGISTER									
RUON: RESE	ET CONTROL	REGISTER							
R/W-0	ET CONTROL R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
			R/W-0	R/W-0 RBIE	R/W-0 TMR0IF	R/W-0	R/W-x RBIF <sup>(1)</sup>		
R/W-0 GIE/GIEH	R/W-0	R/W-0 TMRDIE	INTOIE						
R/W-0 GIE/GIEH	R/W-0 PEIE/GIEL	R/W-0 TMRDIE	INTOIE						
R/W-0 GIE/GIEH INTCON: INT	R/W-0 PEIE/GIEL ERRUPT COI	R/W-0 TMRDIE NTROL REGI	INTOIE	RBIE	TMR0IF	INTOIF	RBIF <sup>(1)</sup>		
R/W-0 GIE/GIEH INTCON: INT U-0 —	R/W-0 PEIE/GIEL ERRUPT COI	R/W-0 TMRDIE NTROL REGI U-0	INTOIE ISTER U-0 —	RBIE U-0 —	TMR0IF	INTOIF	RBIF <sup>(1)</sup>		
R/W-0 GIE/GIEH INTCON: INT U-0 —	R/W-0 PEIE/GIEL ERRUPT COI U-0 —	R/W-0 TMRDIE NTROL REGI U-0	INTOIE ISTER U-0 —	RBIE U-0 —	TMR0IF	INTOIF	RBIF <sup>(1)</sup>		
R/W-0 GIE/GIEH INTCON: INT U-0 — WDTCON: W	R/W-0 PEIE/GIEL ERRUPT COI U-0 — ATCHDOG TI	R/W-0 TMRDIE NTROL REGI U-0 — MER CONTR	INTOIE ISTER U-0 — ROL REGIST	U-0 — ER	U-0	U-0	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup>		
R/W-0 GIE/GIEH INTCON: INT U-0 — WDTCON: W R/W-0 RD16	R/W-0 PEIE/GIEL ERRUPT COI U-0 	R/W-0 TMR0IE NTROL REGI U-0 — MER CONTF R/W-0 T1CKPS1	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0	U-0 — ER R/W-0	U-0 — R/W-0	U-0 — R/W-0	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0		
R/W-0 GIE/GIEH INTCON: INT U-0 — WDTCON: W R/W-0 RD16	R/W-0 PEIE/GIEL ERRUPT COI U-0 	R/W-0 TMR0IE NTROL REGI U-0 — MER CONTF R/W-0 T1CKPS1	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0	U-0 — ER R/W-0	U-0 — R/W-0	U-0 — R/W-0	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0		
R/W-0 GIE/GIEH INTCON: INT U-0 	R/W-0 PEIE/GIEL ERRUPT COI U-0 ATCHDOG TI R-0 T1RUN ER1 CONTRO	R/W-0 TMRDIE NTROL REGI U-0 MER CONTF R/W-0 T1CKPS1 DL REGISTEF	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPSD	RBIE U-0 ER R/W-0 T1OSCEN	TMROIF U-0 — R/W-0 T1SYNC	U-0 — R/W-0 TMR1CS	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR1ON		
R/W-0 GIE/GIEH INTCON: INT U-0 	R/W-0 PEIE/GIEL ERRUPT COI U-0 ATCHDOG TI R-0 T1RUN ER1 CONTRO R/W-0	R/W-0 TMRDIE NTROL REGI U-0 — MER CONTF R/W-0 T1CKPS1 DL REGISTEF R/W-0 T2OUTPS2	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0 R/W-0 T2OUTPS1	RBIE U-0 ER R/W-0 T10SCEN R/W-0	TMR0IF U-0 — R/W-0 T1SYNC R/W-0	U-0 — R/W-0 TMR1CS R/W-0	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR10N R/W-0		
R/W-0 GIE/GIEH INTCON: INT U-0 	R/W-0 PEIE/GIEL ERRUPT COI U-0 	R/W-0 TMRDIE NTROL REGI U-0 — MER CONTF R/W-0 T1CKPS1 DL REGISTEF R/W-0 T2OUTPS2	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0 R/W-0 T2OUTPS1	RBIE U-0 ER R/W-0 T10SCEN R/W-0	TMR0IF U-0 — R/W-0 T1SYNC R/W-0	U-0 — R/W-0 TMR1CS R/W-0	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR10N R/W-0		
R/W-0 GIE/GIEH INTCON: INT U-0 — WDTCON: W R/W-0 RD16 T1CON: TIMI U-0 — T2CON: TIMI	R/W-0 PEIE/GIEL ERRUPT COI U-0 	R/W-0 TMR0IE NTROL REGI U-0 	INTOLE ISTER U-0 ROL REGIST R/W-0 T1CKPSD R R/W-0 T2OUTPS1 R	RBIE U-0 ER R/W-0 T10SCEN R/W-0 T2OUTPS0	TMR0IF U-0 	U-0  R/W-0 TMR1CS R/W-0 T2CKPS1	RBIF <sup>(1)</sup> R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR10N R/W-0 T2CKPS0		
R/W-0 GIE/GIEH INTCON: INT U-0 	R/W-0 PEIE/GIEL ERRUPT COI U-0 	R/W-0 TMRDIE NTROL REG U-0 MER CONTR R/W-0 T1CKPS1 DL REGISTER R/W-0 T2OUTPS2 DL REGISTER R/W-0 T3CKPS1	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0 R/W-0 T2OUTPS1 R/W-0 T3CKPS0	RBIE U-0 ER R/W-0 T10SCEN R/W-0 T20UTPS0 R/W-0	TMR0IF U-0  R/W-0 T1SYNC R/W-0 TMR2ON	INTOIF U-0  R/W-0 TMR1CS R/W-0 T2CKPS1 R/W-0	R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR10N R/W-0 T2CKPS0 R/W-0		
R/W-0 GIE/GIEH INTCON: INT U-0 	R/W-0 PEIE/GIEL ERRUPT COI U-0 ATCHDOG TI R-0 T1RUN ER1 CONTRO R/W-0 T2OUTPS3 ER2 CONTRO R/W-0 T3CCP2	R/W-0 TMRDIE NTROL REG U-0 MER CONTR R/W-0 T1CKPS1 DL REGISTER R/W-0 T2OUTPS2 DL REGISTER R/W-0 T3CKPS1	INTOIE ISTER U-0 ROL REGIST R/W-0 T1CKPS0 R/W-0 T2OUTPS1 R/W-0 T3CKPS0	RBIE U-0 ER R/W-0 T10SCEN R/W-0 T20UTPS0 R/W-0	TMR0IF U-0  R/W-0 T1SYNC R/W-0 TMR2ON	INTOIF U-0  R/W-0 TMR1CS R/W-0 T2CKPS1 R/W-0	R/W-0 SWDTEN <sup>(1)</sup> R/W-0 TMR10N R/W-0 T2CKPS0 R/W-0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Т

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PRSEN	PDC6 <sup>(1)</sup>	PDC5 <sup>(1)</sup>	PDC4 <sup>(1)</sup>	PDC3 <sup>(1)</sup>	PDC2 <sup>(1)</sup>	PDC1 <sup>(1)</sup>	PDC0 <sup>(1)</sup>	
ECCP1DEL: PWM DEAD-BAND DELAY REGISTER								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(1)</sup>	PSSBD0 <sup>(1)</sup>	
ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER								
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	
ADCON0: A/I	D CONTROL	REGISTER (	,	•	•	•	•	
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADFM	—	ACQT2	ACQT1	ACQTO	ADCS2	ADCS1	ADCS0	
ADCON2: A/D CONTROL REGISTER 2								
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CMO	
CMCON: COMPARATOR CONTROL REGISTER								
R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1	
RBPU	INTEDG0	INTEDG1	INTEDG2	-	TMROIP	-	RBIP	
INTCON2: INTERRUPT CONTROL REGISTER 2								
R/W-1	R/W-1	U-D	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	
INTCON3: INTERRUPT CONTROL REGISTER 3								
U-0	11-0	11-0	11-0	11-0	11-0	11-0	RW-0	

U-0	U-0	U-0	U-0	U-0	U-0	<u>U-0</u>	R/W-0
	-	_	_	_	-	_	SWDTEN <sup>(1)</sup>

WDTCON: WATCHDOG TIMER CONTROL REGISTER

[]					
BYTE-ORIENTED OPERATIONS					
ADDWF	f, d, a	Add WREG and f			
ADDWFC	f, d, a	Add WREG and Carry bit to f			
ANDWF	f, d, a	AND WREG with f			
CLRF	f, a	Clearf			
COMF	f, d, a	Complement f			
CPFSEQ	f, a	Compare f with WREG, Skip =			
CPFSGT	f, a	Compare f with WREG, Skip >			
CPFSLT	f, a	Compare f with WREG, Skip <			
DECF	f, d, a	Decrement f			
DECFSZ	f, d, a	Decrement f, Skip if 0			
DCFSNZ	f, d, a	Decrement f, Skip if Not 0			
INCF	f, d, a	Increment f			
INCFSZ	f, d, a	Increment f, Skip if 0			
INFSNZ	f, d, a	Increment f, Skip if Not 0			
IORWF	f, d, a	Inclusive OR WREG with f			
MOVF	f, d, a	Move f			
MOVFF	fs, fd	Move f <sub>8</sub> (source) to 1st word			
		fd (destination) 2nd word			
MOVWF	f, a	Move WREG to f			
MULWF	f, a	Multiply WREG with f			
NEGF	f, a	Negate f			
RLCF	f, d, a	Rotate Left f through Carry			
RLNCF	f, d, a	Rotate Left f (No Carry)			
RRCF	f, d, a	Rotate Right f through Carry			
RRNCF	f, d, a	Rotate Right f (No Carry)			
SETF	f, a	Set f			
SUBFWB	f, d, a	Subtract f from WREG with Borrow			
SUBWF	f, d, a	Subtract WREG from f			
SUBWFB	f, d, a	Subtract WREG from f with Borrow			
SWAPF	f, d, a	Swap Nibbles in f			
TSTFSZ	f,a	Test f, Skip if 0			
XORWF	f, d, a	Exclusive OR WREG with f			

BIT-ORIENTED OPERATIONS			LITERAL OPERATIONS			
BCF BSF BTFSC BTFSS BTG CONTROL BC BN BNC BNN BNC BNN BNOV BNZ	f, b, a f, b, a f, b, a f, b, a f, d, a n n n n n n n n	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set Bit Toggle f TIONS Branch if Carry Branch if Negative Branch if Not Carry Branch if Not Carry Branch if Not Cycentflow Branch if Not Zero	ADDLW ANDLW IORLW LFSR MOVLB MOVLW MULLW RETLW SUBLW	k k k f, k k k k k k	Add Literal and WREG AND Literal with WREG Inclusive OR Literal with WR Move Literal (12-bit) 2nd wor to FSR(f) 1st word Move Literal to BSR<3:0> Move Literal to BSR<3:0> Move Literal to WREG Multiply Literal with WREG Return with Literal in WREG Subtract WREG from Literal	
BOV BRA BZ	n n n	Branch if Overflow Branch Unconditionally Branch if Zero	XORLW	k	Exclusive OR Literal with WR	
CALL CLRWDT DAW GOTO NOP POP PUSH RCALL RESET RETFIE	n, s  n  n s	Call Subroutine 1st word 2nd word Clear Watchdog Timer Decimal Adjust WREG Go to Address 1st word 2nd word No Operation No Operation Pop Top of Return Stack (TOS) Push Top of Return Stack (TOS) Relative Call Software Device Reset Return from Interrupt Enable	TBLRD* TBLRD*+ TBLRD*- TBLRD+* TBLWT* TBLWT*+ TBLWT+*		Table Read Table Read with Post-Increme Table Read with Post-Decrem Table Read with Pre-Increme Table Write Table Write with Post-Increme Table Write with Post-Decrem Table Write with Pre-Incremen	
retlw Return Sleep	k 5	Return with Literal in WREG Return from Subroutine Go into Standby mode				