GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – I • EXAMINATION – WINTER 2012

Subject code: 710412NDate: 17-01-2013Subject Name: Digital VLSI Design Time: 02.30 pm – 05.00 pmTotal Marks: 70Instructions:1. Attempt all questions.1. Attempt all questions.2. Make suitable assumptions wherever necessary.3. Figures to the right indicate full marks.			
Q.1	(a) (b)	Explain latchup in CMOS circuits. Explain nMOS transistor in linear region and saturation region.	07 07
Q.2	(a) (b)	Explain two terminal MOS structures. Explain linear enhancement and depletion load inverter. OR	07 07 07
Q.3	(b) (a)	What is scaling? Explain it. What is threshold voltage? Explain threshold voltage for MOS transistor.	07
Q.3	(b) (a)	Explain CMOS inverter. OR Explain 2 input NOR gate using NMOS and CMOS logic.	07 07
Q.3	(a) (b)	Solve $Z=[A(D+E)+BE]'$ using complex logic gate.	07 07
Q.4	(a) (b)	Explain 2 stage syncronus complex logic circuit. What are the layout design rules and explain. OR	07 07
Q.4	(a) (b)	Describe the ideal and actual inverter voltage transfer characteristics. Design 2 input NAND gate using CMOS and pass gate. Also draw layout of 2 input NAND gate.	07 07
Q.5	(a) (b)	What is AOI and OAI? Explain AOI and OAI in detail. Explain NAND base SR latch. OR	07 07
Q.5	(a) (b)	Explain static characteristics of CMOS inverter. Describe the dynamic power dissapation of CMOS inverter.	07 07
