Enrolment No.

## Seat No.: \_\_\_\_ **GUJARAT TECHNOLOGICAL UNIVERSITY** M.E-1<sup>st</sup> SEMESTER-EXAMINATION -JANUARY-2013

Subj	: 714201N Date: 08/01/20	08/01/2013		
Subje Time Instr	ect I e:02: ucti	Nam :30 p ons:	e: Principles of VLSI Design om – 05:00 pm Total Marks	: 70
msu	1. 2. 3.	Atter Mak Figu	mpt all questions. a suitable assumptions wherever necessary. res to the right indicate full marks.	
Q.1		(a) (b)	Explain the VLSI Design Flow. Draw and Explain the Fabrication Steps for NMOS.	07 07
Q.2		<b>(a)</b>	Explain The Voltage Transfer Characteristic of Resistive Load NMOS	07
		<b>(B)</b>	Explain The Significance of Photolithography and Multilevel Metallization in Fabrication.	07
		<b>(B)</b>	<b>OR</b> What is Layout Design Rules? Explain in Detail.	07
Q.3		(a)	For the Inverter Given in figure1 Calculate $V_{OH}$ , VOL, VIL and $NM_L$ .	07
			$V_{T0} = 0.8 V$ $\mu_n C_{ox} = 45.0 \ \mu A/V^2$ (Figure 1) $\gamma = 0.38 \ V^{1/2}$ $\gamma = 0.38 \ V^{1/2}$ $\gamma = 0.6 \ V$ $\lambda = 0$ $V_{DD} = 5.0 \ V$	
		(b)	Draw the Stick Diagrams For Following Logic Function. I. $F = A'B + AB'$ . II. $F = (AB)'$ . III. $F = (A+B)'$ .	07
Q.3		(a) (b)	<b>OR</b> Explain the Delay Time $T_{PHL}$ and $T_{PLH}$ for CMOS Inverter. What is Scaling? Explain the Small Geometry Effects.	07 07
Q.4		<b>(a)</b>	Draw and explain the CMOS Inverter with all paratactic capacitance and derive the equation of $C$	07
		(b)	Describe the Two Input NOR Gate with CMOS Inverter with Necessary Equations.	07
0.4		<b>(a)</b>	Implement the Following Boolean Function by Using Transmission	07
<u>ر</u>		()	Gate. I. $F=AS'+BS$ . II. $F=AB'+A'B$ . III. $F=AB+A'C'+AB'C$ .	
Q.4		<b>(b)</b>	Describe the BiCMOS Inverter.	07

1/2

(a)	Draw and Explain the Depletion-Load NMOS SR Latch Circuit Based	07
	on NOR2 Gate.	
<b>(b</b> )	Implement the D-Latch by Using CMOS and Explain in Detail	07
	OR	
(a)	Describe the Dynamic CMOS Logic.	07
<b>(b)</b>	Draw and Explain the AOI Based Clocked NOR Gate Based SR Latch	07
	Circuit.	
	<ul> <li>(a)</li> <li>(b)</li> <li>(a)</li> <li>(b)</li> </ul>	<ul> <li>(a) Draw and Explain the Depletion-Load NMOS SR Latch Circuit Based on NOR2 Gate.</li> <li>(b) Implement the D-Latch by Using CMOS and Explain in Detail         <ul> <li>OR</li> <li>(a) Describe the Dynamic CMOS Logic.</li> <li>(b) Draw and Explain the AOI Based Clocked NOR Gate Based SR Latch Circuit.</li> </ul> </li> </ul>

\*\*\*\*\*