Seat No.:	Enrolment No.

Subject code: 715202

Subject Name: Digital VLSI Design – I Frontend

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

M. E. - SEMESTER – I • EXAMINATION – WINTER 2012

Date: 09-01-2013

1

		30 pm – 05.00 pm Total Marks: 70	)
msu	2. N	Attempt all questions. Take suitable assumptions wherever necessary. Tigures to the right indicate full marks.	
Q.1	(a)	Compare and contrast directed test and random test in Verilog with suitable examples	07
	<b>(b)</b>	Explain differences between blocking & non-blocking assignments, continuous & procedural assignments in Verilog with suitable examples	07
Q.2	(a)	What is meant by verification? Explain the importance of constraint driven verification. How is it different from directed testing? Illustrate with suitable examples	07
	<b>(b)</b>		07
	<b>(b)</b>		07
Q.3	(a)	Explain the top down and bottom up design approaches in VSLI design with suitable examples	07
	<b>(b)</b>	*	07
Q.3	(a)		07
	<b>(b)</b>	What is Moore's law? Explain its significance with respect to following: transistor count, die size growth, frequency, power dissipation	07
Q.4	(a)	What is meant by coverage? Explain the importance of coverage in random testing. Briefly explain line coverage, branch coverage, toggle	07
	<b>(b)</b>	coverage, FSM coverage and conditional coverage Write a Verilog RTL for a 2 to 4 decoder. Develop directed and random test benches for the same	07
Q.4	(a)	OR  Design 4 bit ripple carry adder. Draw the block diagram, truth table,	07
Q.4	<b>(b)</b>	timing diagram and write the Verilog RTL for the design Write interface, random test bench with constraints and coverage plan in system Verilog for the above design	07
Q.5	(a)	What is a finite state machine? Explain the differences between Mealy and Moore state machine. Design a Moore FSM for the sequence 10001. Draw the state transition table, state transition diagram and signal descriptions	07

(b) For the above FSM, write the Verilog RTL and complete system Verilog **07** test bench

## OR

- Q.5 (a) What are the differences between synchronous and asynchronous state 07 machines? Design a simple mealy FSM for the sequence 11010. Write the Verilog RTL for the FSM
  - (b) List Verilog coding guide lines for efficient design with reasons and examples. Illustrate the differences between one hot encoding and binary encoding in state machine design

\*\*\*\*\*