Enrolment No._____

GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – I • EXAMINATION – WINTER • 2013

Subject code: 714201NDate: 23-12-2013Subject Name: Principles of VLSI DesignTotal Marks: 70Time: 10.30 am - 01.00 pmTotal Marks: 70Instructions:Total Marks: 70			
	1. A 2. N 3. H	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full mark.	
Q.1	(a) (b)	 Explain in detail : VLSI Design Flow Compare Followings : (i) Full Custom Design and Semi Custom Design (ii) ASIC and FPGA 	07 07
Q.2	(a) (b)	Explain the basic steps of fabrication with necessary figures. Draw & explain VTC of CMOS Inverter. Derive the necessary equation for the same.	07 07
	(b)	Design a resistive-load inverter with $R = 1 \text{ k}\Omega$, such that $V_{OL} = 0.6 \text{ V}$. The enhancement-type nMOS driver transistor has the following parameters: $V_{DD} = 5 \text{ V}, \text{V}_{TO} = 1 \text{ V}, \gamma = 0.2 \text{ V}^{1/2}, \lambda = 0.0 \text{ V}^{-1}, \mu_n \text{C}_{\text{ox}} = 22.0 \mu \text{A}/\text{V}^2$ (a) Determine the required aspect ratio, W/L. (b) Determine V_{IL} and V_{IH} . (c) Determine noise margins N_{ML} and N_{MH} .	07
Q.3	(a) (b)	What is Photoresist? Why it is used in fabrication of IC? How many types of Photoresist? Explain each in detail and also give the comparison between them. Explain noise margin & noise immunity in case of three inverter in cascade form.	07 07
Q.3	(a) (b)	OR Write a short note CMOS ring oscillator. Derive expression for T _{PHL} & T _{PLH} for CMOS inverter.	07 07
Q.4	(a) (b)	Explain CMOS Transmission Gate. Explain in detail NORA CMOS Logic. OR	07 07
Q.4	(a) (b)	Explain Logic '1' transfer for Pass Transistor Circuit Explain with necessary derivation Voltage Bootstrapping.	07 07
Q.5	(a) (b)	Explain in brief BiCMOS. Explain in detail True Single Phase Clock Dynamic CMOS	07 07
Q.5	(a) (b)	Explain CMOS SR Latch based on NOR Gate. Explain CMOS AOI realization of JK Latch.	07 07
