GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – I • EXAMINATION – WINTER • 2013

$\mathbf{VI}_{\mathbf{I}} = \mathbf{E}_{\mathbf{V}} = \mathbf{E}_{\mathbf{V}} = \mathbf{I}_{\mathbf{V}} = \mathbf{E}_{\mathbf{V}} = \mathbf{V}_{\mathbf{I}} =$			
Subject code: 714205N Date: 30-12-			
Subject Name: Advance Digital Design			
Time: 10.30 am – 01.00 pm Total Marks: 7			
Instructions:			
1. Attempt all questions.			
2. Make suitable assumptions wherever necessary.			
	3.	Figures to the right indicate full mark.	
Q.1	(a)	Explain NAND and NOR as a universal gate with examples.	07
Q.1	(b)	Design BCD to Excess-3 code converter with gates.	07
0.1			
Q.2	(a) (b)	Implement Boolean expression for Ex-OR gate using NAND gates only. Draw the truth table and Logic diagram of full subs tractor.	07 07
	(0)	OR	07
	(b)	Simplify the Boolean function:	07
		$F(w,x,y,z) = \Sigma (2,3,4,10,11,12)$	
Q.3	(a)	What is Asynchronous design explain in detail.	07
Q.0	(b)	Draw logic diagram, graphical symbol, and Characteristic table for clocked D	07
	()	flip- flop.	
		OR	
Q.3	(a)	With logic diagram and truth table explain the working JK Flip-flop. Also	07
		obtain its Characteristic equation.	
	(b)	Write VHDL code for 3 to 8 Decoder.	07
Q.4	(a)	Write VHDL code for Half Adder & Full Adder.	07
	(b)	Explain Testability with one example.	07
0.4			07
Q.4	(a)	Explain Design Procedure for Combinational Circuit & Difference between Combinational Circuit & Sequential Circuit	07
	(b)	Explain counter in detail with one example.	07
Q.5	(a)	Explain PLD in detail with its advantages.	07
	(b)	Write SPICE code for CMOS NAND gate. OR	07
Q.5	(a)	Explain FGPA in detail with examples.	07
X.2	(b)	Write SPICE code for CMOS NOR gate.	07
	(-)		
