Seat No.:	Enrolment No.
Deat 110	Linoinent 100.

## GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER – III • EXAMINATION – WINTER • 2013

Su Ti	bject me: 1 struc 1.	t code: 730406  Name: Peripheral System Design and Interfacing 10.30 am – 01.00 pm  Total Marks: 70 etions:  Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1	(a) (b)	Explain GPIB bus configurations with their advantage and disadvantage.  List various schemes for memory contention control of a CRT display system.  Explain CRT display system with transparent addressing.	07 07
Q.2	(a) (b)	Explain serial communication using null modem and loop back plug.  Give the classification of GPIB bus signal. Explain each signal in brief.  OR	07 07
	<b>(b)</b>	Explain in detail different GPIB polling methods.	07
Q.3	(a) (b)	Why address contention circuits are required in CRT controller? Explain MPU priority and $\Phi 1 / \Phi 2$ interleaving scheme. What do you mean by bus? Explain bus structure and bus design in detail.	07
Q.3	(a) (b)	Explain frame synchronism using RES signal in CRT controller.  Explain in detail EISA, MCA, PCI and VESA VL bus.	07 07
Q.4	(a) (b)	Write short notes on "programmable logic controllers"  State different serial port's registers of PCs. Explain any three of them in detail.  OR	07 07
Q.4	(a) (b)	What is data acquisition system? Draw and explain block diagram of it in detail. Explain in detail ECR with bit assignments w.r.to. parallel port	07 07
Q.5	(a)	Explain different program development tools used in $\mu p$ based system with models.	07
	<b>(b)</b>	Draw functional block diagram of DMA controller & explain DMA operation.  OR	07
Q.5	(a) (b)	Explain in detail different modes of parallel port in BIOS.  Explain program development process in detail with flow chart used in µp based system.	07

\*\*\*\*\*